Creonic Adds oFEC Codec IP Core to Portfolio, Expanding High-Speed Networking Solutions for ASIC and FPGA
Kaiserslautern -- May 21, 2025 -- Creonic GmbH, a leading provider of ready-to-use IP cores for ASIC and FPGA applications, announces the release of its new oFEC (Open Forward Error Correction) codec IP core. The solution supports next-generation optical and high-speed communication systems and is now available in both ASIC and FPGA configurations.
With a focus on reliability and flexibility, the new oFEC core is designed for ultra-fast data transmission in infrastructure such as hyperscale data centers, high-performance computing, and advanced transport networks. Up to 800 Gbit/s are achieved on cutting-edge ASIC technology nodes. On FPGA the core delivers up to 10 Gbit/s, providing a robust and scalable option for prototyping applications. This addition complements Creonic’s extensive FEC portfolio and enables seamless integration into systems utilizing LDPC-based standards, including 25G/50G Ethernet, 100G/400G/800G links, and emerging optical transport standards.
Designed for low latency and high energy efficiency, the core supports standard compliance and is ready for integration with streaming or frame-based architectures. Creonic provides full technical documentation and engineering support as part of its ISO 9001:2015-certified development process.
Related Semiconductor IP
- oFEC Encoder and Decoder
- J.83abc/DVB-C Cable FEC Encoder
- J.83abc/DVB-C Cable FEC Decoder
- Multi-channel DVB-C / J83 FEC encoder
- DVB-Satellite FEC Decoder
Related News
- Creonic Introduces Doppler Channel IP Core
- Creonic Introduces FEC IP Core Solution for SDA Free-Space Optical OCT V3.0 Standard
- Creonic Introduces 25 Gbit/s LDPC IP Core Solution for ITU G.9804.2 PON Standard
- Creonic Releases Ultrafast BCH Decoder IP Core, Processing One Codeword per Clock Cycle
Latest News
- Silvaco Strengthens Leadership Team with Three Industry Veterans to Drive Innovation and Growth
- JFE Shoji Electronics Signs Sales Agent Agreement with Andes Technology
- Mixel Supports Automotive SerDes Alliance (ASA) Motion Link SerDes IP
- Alphacore is gearing up for a high-impact presence at the 2025 Diminishing Manufacturing Sources and Material Shortages & Parts Management Consortium
- SpaceX Acquires Akoustis’s IP, Murata and RadRock Dominate Q2 2025 RF Front-End Patent Activity