CoWare N2C Version 2.1 Enhances Simulation Performance and Accuracy
CoWare N2C Version 2.1 Enhances Simulation Performance and Accuracy
Santa Clara, CALIF - February 28, 2000 - CoWare[tm], Inc., the leading provider of system-level design tools for complex systems-on-a-chip (SoC) development, is now shipping CoWare N2C release 2.1. This newest release of CoWare's powerful hardware/software co-design tool includes numerous enhancements to simulation performance.
"Many of our customers hit a brick wall with HDL simulations, their chips were just too complex," stated Bob Moore, CoWare's Vice President of Marketing. "On top of that, more of the system was being implemented in software. By moving up to CoWare N2C's system-level co-design capabilities, they have experienced orders of magnitude increases in design productivity and the ability to catch design mistakes much earlier in the design flow. Now with release 2.1, they're seeing yet another order of magnitude increase in overall simulation speed at multiple abstraction levels."
By optimizing the performance of the CoWare N2C simulation engine, performance has been increased for all CoWare N2C simulation configurations, including HDL and ISS co-simulation. On a range of typical designs, CoWare N2C release 2.1 will improve performance from 3X to 5X over release 2.0 because simulation performance is highly design-dependent.
Other enhancements in CoWare N2C release 2.1 include better support for user-defined buses with multipoint channels, special clock and reset generator objects that help efficiently describe clocks with a small frequency delta, and enhancements to the tool's Interface Synthesis capabilities. Interface Synthesis automatically generates the software drivers and hardware glue logic to integrate intellectual property (IP) into complex system-on-chip (SoC) designs.
CoWare, Inc., founded in 1996, provides tools and methodologies that help engineering teams cut their system-on-a-chip design times in half. CoWare N2C[tm] provides an efficient means to capture, analyze, and implement a system specification, with parallel development by hardware and software teams. In addition, CoWare N2C greatly enhances IP re-use and selection, further reducing design time. The CoWare N2C software is employed by major systems and semiconductor companies including Alcatel, Fujitsu, Hitachi, Matsushita, Mitsubishi, Motorola, NEC, Nokia, Sony and ST Microelectronics. For more information, visit www.CoWare.com.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
Related News
- CoWare and Agility Team to Accelerate the Simulation of Complex DSP Algorithms
- 2016 IC Market Forecast Raised from -2% to +1%
- Multicore Association Releases Version 2 Specification for Advanced Tool Support with Multicore Processors
- Cadence Introduces the Spectre X Simulator, a Massively Parallel Circuit Simulator Delivering Up to 10X Faster Simulation with the Same Golden Accuracy
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP