Could Apple's A6 be a 'big-little' processor?
Peter Clarke, EETimes
(9/21/2012 8:21 AM EDT)
In these days of processor optimization packages (POPs) the lines are becoming blurred. Even if a company had taken an architectural license it might make sense to take a proven design as a starting point and then deviate from it for design purposes. There may also a lot more advantage to be achieved by innovating at a higher, or indeed lower, level of abstraction.
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Report: Samsung ramping Apple's A6 chip
- The A6: Apple's SoC Design Team Finally Gets Serious
- 2014 Semiconductor Growth could be Double 2013 Rate
- Apple Could Be Driving TSMC's Record Sales
Latest News
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs
- Silicon Creations Celebrates 20 Years of Global Growth and Leadership in 2nm IP Solutions