Configurable processor scores best in office test, Tensilica says
| EE Times: Configurable processor scores best in office test, Tensilica says | |
| Peter Clarke (03/24/2005 2:16 PM EST) URL: http://www.eetimes.com/showArticle.jhtml?articleID=159905503 | |
| LONDON The Xtensa LX configurable processor core available for license from Tensilica Inc. (Santa Clara, Calif.) has achieved the highest score for any processor on the Office Automation benchmark suite of the Embedded Microprocessor Benchmark Consortium, according to Tensilica. Although a so-called "out-of-the-box" Xtensa LX scored lower at 0.98880 for the OAmark than an out-of-the-box PowerPC 440GX processor, which recorded 1.07999, when the Xtensa LX was optimized its performance score was more than quadrupled to 4.19523, 3.88 times the performance of the PowerPC 440GX, Tensilica said. In addition an "out-of-the-box" 64-bit MIPS 20Kc processor scored 0.89033 and an out-of-the-box ARM 1026EJ-S processor scored 0.75975, Tensilica said, adding that the EEMBC benchmark scores are independently certified by the EEMBC Certification Laboratories (ECL). The EEMBC scores for licensable synthesizable processors are expressed on a "per-megahertz" basis, and the configuration of Xtensa LX used in this Office Automation benchmark certification achieved a 454-MHz operating frequency in a 90-nanometer ASIC technology, Tensilica said. The 4.19523 OAmarks-per-megahertz at 454-MHz yield an "at-speed" score of 1904 OAmarks, which surpasses the previous highest absolute score posted by a 1.4-GHz Freescale PowerPC, the MPC7447A, Tensilica observed. Tensilica's Xtensa LX processor also demonstrated smaller code size than the same competitor processors. "For our 1.4 square millimeter Xtensa LX processor to have the equivalent speed of a much larger PowerPC core when running the out-of-the-box C code, while having a 4X code size advantage, is a testament to the inherent advantages of the Xtensa base processor architecture," stated Steve Roddy, vice president of marketing for Tensilica, in a statement. Tensilica used the EEMBC-provided, ECL-certified C Code with its XPRES Compiler to generate the optimized version of the Xtensa LX processor for this benchmark. ANSI-standard C code tuning was performed to expose the natural parallelism inherent in the EEMBC benchmark code. No C intrinsics, no assembly coding, or other Xtensa-specific changes were made to the reference EEMBC C code. The resulting C code could be run on any processor, not just an Xtensa LX processor, the company said in the statement.
| |
| - - | |
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Broadcom Overtakes Qualcomm for First Place While Nvidia Scores Highest YoY Growth in 2Q20 Revenue Ranking of Global Top Ten IC Design Companies, Says TrendForce
- Cadence Advances Pervasive Intelligence at the Edge with Next-Generation Extensible Tensilica Processor Platform
- SoftBank’s Izanagi AI processor could arrive in 2025, says report
- Quadric’s Chimera GPNPU Named Best Edge AI Processor IP by Edge AI and Vision Alliance
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP