Chipidea Introduces Next-Generation USB IP for Ultra Low-Power Applications
Company's PHY and Controller Architecture Offer Small Area, Low Cost
LISBON, Portugal -- September 25, 2006 --Chipidea, the world's leading provider of analog/mixed-signal silicon intellectual property, today introduced its next-generation USB2.0 IP, the most compelling offer in the market, designed specifically for ultra low-power applications. By providing chipmakers with maximum flexibility and low cost for integration into System-on-a-Chip (SoC) devices, Chipidea's new USB architecture is the ideal solution for developing leading-edge designs.
Chipidea's advanced USB2.0 IP features battery-management functionality for low-power operation during high-speed data transfers. By leveraging its proven USB IP portfolio, Chipidea designed its next-generation solution for small die area to help chip designers get to market with the lowest cost.
"Winning SoC designs offer the best power consumption and the smallest die area because market-leading portable applications such as smart phones and digital media devices demand long battery life and low cost," said Luis Miguel Sampaio, vice president of IP connectivity solutions for Chipidea. "Our sophisticated new USB solution helps our customers get to market quickly by providing a feature-rich well proved architecture with the industry's lowest power consumption and smallest silicon area."
The new Chipidea USB2.0 IP also includes charge detection and audio functionality that enable key features for SoC designers in the consumer electronics market. It also enables greater integration flexibility by providing the widest selection of microprocessor interfaces.
With immediate availability in 90-nanometer (nm), 80nm, 65nm and 45nm process technology, Chipidea's latest USB IP delivers a broad range of options for advanced application-specific integrated circuit (ASIC), application-specific standard product (ASSP) and SoC designs.
About Chipidea
Chipidea Microelectronica S.A. is the world's leading provider of analog/mixed-signal silicon intellectual property, according to market researcher Gartner Dataquest Inc. The company is a key supplier to system-on-chip designers targeting fast-growing market segments in wireless communications, digital media and consumer electronics. With the industry's most comprehensive portfolio of silicon-proven technology across a variety of product lines, Chipidea offers the widest breadth of intellectual property solutions for the world's multi-function integrated circuit industry. Chipidea works hand-in-hand with its customers to ensure that its unique analog/mixed-signal expertise results in silicon success. Based in Lisbon, Portugal, Chipidea employs 230 people in research, development and sales and marketing offices across Europe, Asia and North America. Information about Chipidea can be found at www.chipidea.com.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Ceva Introduces its Next Generation Low Power Ultra-Wideband IP for FiRa 2.0 to Provide Highly Accurate and Reliable Wireless Ranging Capabilities for Consumer and Industrial IoT Applications
- Marvell Unveils Industry’s First 64 Gbps/wire Bi-Directional Die-to-Die Interface IP in 2nm to Power Next Generation XPUs
- Arasan Announces USB 2.0 PHY in Ultra Low Power TSMC 40LP
- Arasan refreshes its Total USB IP Solution with its next generation of USB 2.0 PHY IP
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP