China Bets on Homegrown Chip Tech With RISC-V Push
Beijing intensifies promotion of open-source architecture amid semiconductor tensions
EETimes | March 11, 2025
Beijing is introducing significant new guidelines to boost the adoption of RISC-V, the open-source chip architecture, in a determined move to lessen China’s reliance on Western semiconductor technology.
This strategic policy initiative comes from a coalition of eight influential government bodies, including the Cyberspace Administration of China and the Ministry of Industry and Information Technology.
While the precise timing of the rollout remains adaptable, the underlying ambition is clear: to cultivate a domestic semiconductor ecosystem that can operate with greater autonomy in an increasingly complex global landscape.
Allure of open source and customization
RISC-V stands out as a compelling alternative to established, proprietary processor architectures such as Intel’s x86 and Arm Holdings’ designs, primarily due to its open-source nature.
To read the full article, click here
Related Semiconductor IP
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- 32 bit RISC-V Multicore Processor with 256-bit VLEN and AMM
- All-In-One RISC-V NPU
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
Related News
- A 10-cent RISC-V microcontroller from China? Why not?
- RISC-V Solidifies Presence in China as Global Momentum Builds
- China Unyielding Ascent in RISC-V
- ARM will give push to Motorola's DragonBall MPU
Latest News
- Cyient Semiconductors Enters Strategic Channel Partnership with GlobalFoundries
- Aion Silicon Successfully Completes ISO 9001 and ISO/IEC 27001 Surveillance Audit, Strengthening Commitment to Quality and Security
- Baya Systems Awarded Globally Recognized ISO 9001:2015 Certification for Quality Management by TÜV Rheinland
- Si2 Announces Creation of the Si2 LLM Benchmarking Coalition
- Qualitas Semiconductor Signs Licensing Agreement with Chinese SoC Company for DSI-2 Controller and MIPI PHY IP