China Bets on Homegrown Chip Tech With RISC-V Push
Beijing intensifies promotion of open-source architecture amid semiconductor tensions
EETimes | March 11, 2025
Beijing is introducing significant new guidelines to boost the adoption of RISC-V, the open-source chip architecture, in a determined move to lessen China’s reliance on Western semiconductor technology.
This strategic policy initiative comes from a coalition of eight influential government bodies, including the Cyberspace Administration of China and the Ministry of Industry and Information Technology.
While the precise timing of the rollout remains adaptable, the underlying ambition is clear: to cultivate a domestic semiconductor ecosystem that can operate with greater autonomy in an increasingly complex global landscape.
Allure of open source and customization
RISC-V stands out as a compelling alternative to established, proprietary processor architectures such as Intel’s x86 and Arm Holdings’ designs, primarily due to its open-source nature.
To read the full article, click here
Related Semiconductor IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- Compact Embedded RISC-V Processor
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
Related News
- A 10-cent RISC-V microcontroller from China? Why not?
- RISC-V Solidifies Presence in China as Global Momentum Builds
- China Unyielding Ascent in RISC-V
- RISC-V Exceeding Expectations in AI, China Deployment
Latest News
- SEALSQ and IC’Alps Unify Expertise to Deliver Integrated Post-Quantum Cybersecurity and Functional Safety for Autonomous Vehicles
- PUFsecurity’s PUFrt Anchors the Security of Silicon Labs’ SoC to Achieve the Industry’s First PSA Certified Level 4
- The next RISC-V processor frontier: AI
- PQShield joins EU-funded FORTRESS Project: Pioneering Quantum-Safe Secure Boot for Europe’s Digital Future
- PQSecure Achieves NIST CAVP Validation