CEVA, Inc. Adopts Rule 10b5-1 Stock Repurchase Plan
SAN JOSE, Calif. -- Sept. 3, 2008 -- CEVA, Inc., a leading licensor of silicon intellectual property (SIP) DSP cores and platform solutions for mobile handsets, consumer electronics and storage applications, today announced that it has adopted a share repurchase plan in accordance with Rule 10b5-1 of the United States Securities Exchange Act of 1934, as amended, to repurchase up to 500,000 shares of the Company's common stock. The shares subject to the plan are within the 1,000,000 shares of common stock previously authorized by the Company's board of directors for repurchase.
About CEVA, Inc.Headquartered in San Jose, Calif., CEVA is a leading licensor of silicon intellectual property (SIP) platform solutions and DSP cores for mobile, consumer electronics and storage applications. CEVA's IP portfolio includes comprehensive solutions for multimedia, audio, voice over packet (VoP), Bluetooth and Serial ATA (SATA), and a wide range of programmable DSP cores and subsystems with different price/performance metrics serving multiple markets. In 2007, CEVA's IP was shipped in over 225 million devices. For more information, visit http://www.ceva-dsp.com/
Related Semiconductor IP
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
- HiFi iQ DSP
- CXL 4 Verification IP
Related News
- CEVA Bluetooth® 5.3 Platform IP Supports New Auracast™ Broadcast Audio, Transforming the Shared Audio Experience
- CEVA Expands Sensor Fusion Product Line with New Sensor Hub MCU for High Precision Motion Tracking and Orientation Detection
- CEVA Extends its RivieraWaves UWB IP to Support CCC's Digital Key 3.0 Standard for Keyless Access to Vehicles
- Flex Logix and CEVA Announce First Working Silicon of a DSP with Embedded FPGA to Allow a Flexible/Changeable ISA
Latest News
- ASICLAND Partners with Daegu Metropolitan City to Advance Demonstration and Commercialization of Korean AI Semiconductors
- SEALSQ and Lattice Collaborate to Deliver Unified TPM-FPGA Architecture for Post-Quantum Security
- SEMIFIVE Partners with Niobium to Develop FHE Accelerator, Driving U.S. Market Expansion
- TASKING Delivers Advanced Worst-Case Timing Coupling Analysis and Mitigation for Multicore Designs
- Efficient Computer Raises $60 Million to Advance Energy-Efficient General-Purpose Processors for AI