Certus Semiconductor Partners with Pragma Design for Embedded ESD Detection Technology
August 16, 2023 -- Certus Semiconductor is delighted to announce a strategic collaboration with Pragma Design, a distinguished name in innovative electronic design solutions. This partnership marks a significant leap forward in advancing Embedded Electrostatic Discharge (ESD) Detection Technology.
Embedded ESD Detection Technology Overview:
Embedded ESD Detection Technology holds paramount importance in fortifying electronic devices against Electrostatic Discharge, a latent and critical hazard to contemporary electronics. Our collaboration with Pragma Design's ESD Analysis Tool (PEAT) is focused on seamlessly integrating state-of-the-art ESD detection capabilities directly into semiconductor chips. This integration facilitates real-time monitoring and proactive defense against potential ESD incidents, thus safeguarding the integrity of electronic systems.
Wearable devices, especially in the medical field, are particularly vulnerable to ESD events. Now, more than ever, an ESD event can cause life-threatening disruptions in a system. This partnership aims to assist devices (and their wearers) in recovering gracefully from such incidents.
Rationale Behind the Partnership:
Certus Semiconductor is dedicated to innovation and continuous improvement in chip-level IO cell performance. Pragma Design's expertise in system-level design and analysis and their disruptive technological advancement of PEAT technology align perfectly with our goal of helping semiconductor suppliers deliver robust, cost-effective, and high-performance solutions.
Advantages of Embedded ESD Detection:
- Preventive Safeguarding: Real-time monitoring empowers devices to promptly enact protective measures upon detecting an ESD event, mitigating operational disruptions.
- Enhanced Reliability: Implementing embedded ESD detection technology significantly reduces the risk of ESD-induced failures, thereby increasing device reliability and lifespan.
- Real Sustainability: An ESD failure of a 2-cent component triggers downtime and replacement costs. It also results in an often overlooked doubling of the pollution footprint generated by manufacturing and shipping an entire replacement system.
- Economical Viability: By averting ESD-related setbacks, manufacturers can reduce costly warranty claims, mitigate injury risks, and eliminate the need for product recalls.
The Road Ahead:
Pragma and Certus are combining our system-level and chip-level ESD IP and expertise to develop a comprehensive suite of embedded ESD detection solutions. Expect upcoming updates on our progress and breakthrough innovations arising from this synergy.
We are forging a more reliable and sustainable technological future as we adapt this ESD detection technology for real-world production beyond academic exploration.
Related Semiconductor IP
- 5V I/O and ESD in TSMC 12nm FFC/FFC+
- 1.8V/3.3V Switchable GPIO with I2C, HDMI, LVDS, ESD & Analog in TSMC 28nm
- ESD Solutions for Multi-Gigabit SerDes in TSMC 28nm
- 5V ESD Clamp in GlobalFoundries 180nm LPe
- High-Speed 3.3V I/O library with 8kV ESD Protection in TSPCo 65nm
Related News
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Pragmatic Semiconductor launches next-generation platform for mixed-signal flexible ASIC design with early-access programme
- Certus Semiconductor releases ESD library in GlobalFoundries 12nm Finfet process
- Government of India creating enabling environment for Semiconductor Design Community with direct access to National Chip Design Infrastructure
Latest News
- IntoPIX & Altera Unlock New Levels Of Efficiency For JPEG XS On Agilex At IBC 2025
- Perceptia Begins Port of pPLL03 to Samsung 8nm Process Technology
- Efinix® Doubles Titanium Product Line
- SmartSoC Solutions Partners with Cortus to Advance Chip Design and Manufacturing for SIM Cards, Smart Cards, Banking Cards, and E-Passports in India
- Fraunhofer IIS and ARRI announce partnership for post-production workflows at IBC 2025