CEO interview: with Andre Auberton-Herve of Soitec
Peter Clarke, EE Times
(01/19/2006 9:55 AM EST)
Andre-Jacques Auberton-Herve has led Soitec SA from its beginnings as a technology startup chartered to commercialize silicon-on-insulator wafer manufacturing developed at the LETI laboratory in Grenoble, France.
Peter Clarke interviewed Auberton-Hervé and found him in ebullient mood, after the company had posted its sales figures for the third quarter and first nine months of its financial year. The numbers showed the company reaping the benefit of increasing use of SOI manufacturing processes by such companies as Advanced Micro Devices Inc and IBM Corp.
(01/19/2006 9:55 AM EST)
Andre-Jacques Auberton-Herve has led Soitec SA from its beginnings as a technology startup chartered to commercialize silicon-on-insulator wafer manufacturing developed at the LETI laboratory in Grenoble, France.
Peter Clarke interviewed Auberton-Hervé and found him in ebullient mood, after the company had posted its sales figures for the third quarter and first nine months of its financial year. The numbers showed the company reaping the benefit of increasing use of SOI manufacturing processes by such companies as Advanced Micro Devices Inc and IBM Corp.
To read the full article, click here
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- CEO interview: S3 Semi ready for custom opportunity
- CEO interview: Flex Logix' Geoff Tate on licensing FPGA
- CEO interview: The importance of being agile
- CEO interview: Globalfoundries' Tom Caulfield on the European project
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP