CEO interview: The importance of being agile
By Peter Clarke, eeNews Analog (May 19, 2020)
We asked Tim Ramsdale, CEO of Agile Analog Ltd. (Cambridge, England), to say more about the core of Agile Analog's technology and also how he sees the impact of the Covid-19 pandemic.
On the telephone call Ramsdale was accompanied by Andrew Farrugia, vice president of marketing, and they revealed a Cambridge startup that has many software engineers seeking to model and accelerate the analog design process.
The company also has numerous senior executives with experience gained at the such employers as ARM, Broadcoam, Alphamosaic, CSR, STMicroelectronics, TSMC and Cadence. The company includes Sir Hossein Yassaie, former CEO of Imagination Technologies, as a non-executive director. Ramsdale is himself a former vice president of engineering and general manager of the imaging and vision business at ARM.
Agile Analog has not given out much information about its internal processes preferring to let its analog IP available for license do the talking. The company has now started to bring out analog IP at a rapid rate and is also making it configurable.
One thing that Agile Analog is not doing is analog synthesis, said Ramsdale. There have been previous attempts to try and recreate the original success of Synopsys with design compilation, but in the analog rather than the digital world. However, the digital domain has a circuit isolation that allows blocks to be joined together easily and a generality in terms of circuit equivalence that is just not present in the analog world.
To read the full article, click here
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G ZX (e.g., Telecom)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 100G ZX (e.g., Telecom)
- Extended Long-Reach (XLR) Multi Standard SerDes (MSS) IP
- Long-Reach (LR) Multi-Standard-Serdes (MSS) IP
- xSPI Master IP | NOR IP
Related News
- The role of RISC-V in the European Processor Initiative - Interview with Roger Espasa
- 30 minutes with Altera CEO Sandra Rivera discussing the Past, Present, and Future of a major FPGA vendor
- CEO Interview: Andes' Cores For IoT Suit Europe
- CEO interview: S3 Semi ready for custom opportunity
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale