Cadence Collaborates with Northrop Grumman on Chip Design
SAN JOSE, Calif., Mar 28, 2019 -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that it is working with Northrop Grumman on advanced-node system-on-chip (SoC) projects, enabling the delivery of high-quality, high-performance SoCs. Cadence® system and verification, digital and signoff, custom/analog and packaging tools, as well as IP solutions, have supported a shortened product development cycle and advanced-node tapeouts.
“Through our ongoing collaboration with Northrop Grumman, we’re continuing to develop and impart our expertise and capabilities in the aerospace and defense industry, enabling high quality, cost effective, and first pass IC design success of the complex advanced node SoCs required by the industry,” said Paul Cunningham, corporate vice president and general manager of the System & Verification Group at Cadence. “Our 30 years of industry experience combined with our comprehensive suite of system design enablement tools, design IP and complementary service offerings, including the Palladium Z1 enterprise emulation platform, has enabled us to address advanced-node tapeouts and continued innovation.”
Cadence has extensive experience in the aerospace and defense industry and has provided products and services to Northrop Grumman for more than 20 years.
“Northrop Grumman has a strong history developing system-on-chip designs,” said Vern Boyle, vice president, advanced technologies, Northrop Grumman. “As a result of this, we’ve furthered our leadership position with the creation of mission-critical ASICs, which is a key technology that can help support our nation’s military.”
Cadence offers a broad portfolio of system design and verification, digital and signoff and custom design tools as well as IP and methodologies that address the complex and sensitive design challenges of the aerospace and defense industry. The Cadence offerings for the aerospace and defense market, including the Palladium Z1 Enterprise Emulation Platform, support the company’s overall System Design Enablement strategy, which enables systems and semiconductor companies to create complete, differentiated end products more efficiently. For more information on Cadence’s aerospace and defense solutions, please visit: www.cadence.com/go/aerodef.
About Cadence
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence® software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For. Learn more at www.cadence.com.
Related Semiconductor IP
- USB 20Gbps Device Controller
- SM4 Cipher Engine
- Ultra-High-Speed Time-Interleaved 7-bit 64GSPS ADC on 3nm
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
Related News
- Kilopass Ultra-Low Power OTP NVM Provides Storage for Northrop Grumman Advanced Silicon Processor That Prevents Counterfeit Electronic Parts Entering DoD Supply Chains
- Cadence Demonstrates Interoperability with SK hynix's Highest Speed LPDDR5T Mobile DRAM at 9600Mbps
- Cadence Unleashes the Future of Analog, Custom and RFIC Design with Pioneering AI-Powered Virtuoso Studio
- Cadence Tapes Out 16G UCIe Advanced Package IP on TSMC's N3E Process Technology
Latest News
- Thalia and X-FAB Forge Strategic Partnership to Safeguard Supply and Accelerate IP Migration
- Morse Micro Secures $88 Million AUD Series C Funding to Lead the Next Era of IoT
- Altera Appoints Sandeep Nayyar as Chief Financial Officer
- MIPI A-PHY Reaches Milestone of First SerDes Standard to Enter Mass Production with Global Automotive OEM
- Analog Bits Adds New Power and Energy Management IP Blocks Proven on TSMC N2P and N3P Processes at TSMC 2025 OIP Ecosystem Forum