Cadence and CEVA Collaborate to Deliver Verification Process Automation to End Customers
--Cadence Design Systems, Inc. (NASDAQ:CDNS) today announced that CEVA Inc., a leading licensor of digital signal processing (DSP) cores and platforms, in collaboration with Cadence will deliver a more comprehensive solution for CEVA end customers by integrating CEVA-X DSP cores and the CEVA-XS System platforms with Cadence verification technology. The collaboration was made possible through CEVA's new membership in the Cadence OpenChoice IP program and will provide a market-proven, highly integrated verification solution that enables improved team productivity, design quality, and project predictability for complex SoC and system designs. CEVA customers will have access to a verification solution based on key Cadence verification process automation (VPA) technologies: the Incisive(R) Enterprise Specman Simulator and Incisive Plan-to-Closure Methodology.
The verification solution is based on the IEEE P1647 e language and is targeted at ensuring proper core integration and system verification. CEVA has also standardized on Cadence Incisive Enterprise verification solutions for its internal DSP core verification.
"We adopted the Cadence Incisive Enterprise verification technology and Plan-to-Closure Methodology as our preferred solution for helping ensure CEVA's internal verification success and to enable our end customers to quickly get to market with quality products," said Assaf Avraham, director of VLSI at CEVA. "We are providing a differentiated advantage for our customers by delivering CEVA's top-tier DSP cores with a verification solution based on Cadence's verification process automation."
"Partnering to provide the combination of Cadence verification and CEVA-X DSP cores is a great way to leverage the strengths of both companies' technologies to bring real benefits to end customers," said Jan Willis, senior vice president, Industry Alliances, at Cadence. "CEVA's membership in the OpenChoice program allows us to work with CEVA in new ways to solve the customer's problem, which, in turn, will help grow business opportunities for both companies."
About the OpenChoice program
The Cadence OpenChoice program enables interoperability and facilitates collaboration with IP providers to build, validate, and deliver accurate models optimized for Cadence design and verification solutions. The program ensures IP quality and provides the semiconductor industry with access to optimized IP through a complete IP catalog. This optimizes the electronics design chain and accelerates customer time to market.
About Cadence
Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, printed-circuit boards and systems used in consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2005 revenues of approximately $1.3 billion, and has approximately 5,000 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
Related Semiconductor IP
Related News
- Wacom, STMicroelectronics, and CEVA Collaborate to Enhance the Digital Pen Experience
- Optima Launches New IC Security Verification Solution
- Truechip Introduces Automation Products - NoC Verification and NoC Performance - for Revolutionizing the Verification Spectrum
- CEVA Audio Front End Software Solution Becomes Alexa Voice Service (AVS) Qualified
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP