Dolphin Integration launches a new breed of cache controller, dynamically self-configured to minimize power consumption
Grenoble, November 6th, 2009 -- The Enabler of mixed signal Systems-on-Chip proposes a new breed of cache controller, dynamically self-configured to minimize power consumption.
Traditional cache controllers are offered to improve the system frequency, involving a CPU and its program memory. But these caches are not concerned with power consumption. As a consequence, these solutions do not fit applications targeting low power.
To bridge this gap, Dolphin Integration offers a new breed of cache controller: I-Stratus-LP.
It reduces power consumption up to 8 times compared with a system without any cache, and up to 4 times compared with a system containing a conventional cache.
Moreover, I-Stratus-LP is dynamically self-configured. During the run of the application program, it smartly adapts its configuration in real-time for reaching the lowest power consumption with each sub-programs. As a result, not only its use is really easy but also the choice between its options is reduced to gross architectural dimensions (e.g. 16 bit CPU): no need for detailed knowledge to choose the best configuration, I-Status-LP will do it on-line!
This innovation enables a SoC designer to use the same solution in different projects without spending time for each of them to define the cache controller parameters (associativity, cache line size, cache memory capacity etc.). Not only it reduces costs as investment and training expenses, but also these savings in development times reduce significantly Time-To-Market.
“I-Stratus-LP satisfies customers a single application program needing more than the average performances expected from a rigid cache configuration. The dynamical self-configuration enables to fit each variation of the application program,” confides Aurelie Descombes, Product Manager for microcontrollers at Dolphin Integration. “But I-Stratus-LP enables to develop a SoC intended to support multiple application programs as well. Thanks to the block-busting cache solution from Dolphin Integration, the power consumption is minimized whatever the contents of the application program.”
In order to benefit from a free evaluation or if you want more information, click here or contact logic@dolphin.fr.
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related News
- Augment your Peripheral slot's performance with the Low Power and High Throughput PCIe 4.0 PHY IP Cores in 12FFC with matching PCIe 4.0 Controller IP Cores
- USB 3.2 OTG Controller and PHY IP Cores for ultra-high speed, lossless data and power delivery are available for immediate licensing
- Andes Technology's N25F RISC-V Processor Enables Superior Performance And Low Power For Phison's X1 Enterprise SSD Controller
- USB 4.0 Host and Device Controller IP Cores unleashing the Power of High-Speed Connectivity with tunnelling of Display Port and PCIe is now available for Licensing
Latest News
- How hardware-assisted verification (HAV) transforms EDA workflows
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology