ByteTools' Low-Cost Catapult Probe Supports Tensilica's Processors
SANTA CLARA, Calif. – March 27, 2007 – ByteTools and Tensilica, Inc. today announced that ByteTools' Catapult JTAG probes are available for Tensilica's Diamond Standard and Xtensa configurable processors. The high-performance, low-cost Catapult devices work out-of-the-box with Tensilica's software development tools, meaning that users need not install any additional software. Catapult probes interface to the standard XOCD 14-pin JTAG header, with Catapult EJ-1 offering an Ethernet host interface, and Catapult UJ-1 offering a USB host interface.
“We worked with Tensilica because their processor cores have become very popular in a wide variety of applications, ranging from networking and storage to consumer electronics and multimedia,” stated Nandini Rajan, CEO, ByteTools.
“ByteTools offers highly cost-effective probes for debugging, and we are happy to work with them as they support our mutual customers,” stated Steve Roddy, Tensilica's vice president of marketing.
Pricing and Availability
The Catapult EJ-1 and UJ-1 probes are available now directly from ByteTools and are priced at $495 and $395 respectively.
About ByteTools
ByteTools, Inc. is a provider of test and development productivity tools for hardware and software development that can be purchased direct or through OEMs, value-added resellers and distributors. We are proud users of our own products, some on a daily basis for our own development and testing. We also build customized products to meet specific requirements, either for hardware or software. For more information, see www.byte-tools.com.
About Tensilica
Tensilica offers the broadest line of controller, CPU and specialty DSP processors on the market today, in both an off-the-shelf format via the Diamond Standard Series cores and with full designer configurability with the Xtensa processor family. Tensilica's low-power, benchmark proven processors have been designed into high-volume products at industry leaders in the digital consumer, networking and telecommunications markets. All Tensilica processor cores are complete with a matching software development tool environment, portfolio of system simulation models, and hardware implementation tool support. For more information on Tensilica's patented approach to the creation of application-specific building blocks for SOC design, visit www.tensilica.com.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
Related News
- Accusonus Achieves 60 Percent Reduction in Computational Cost of Speech Enhancement Software for Cadence Tensilica HiFi DSPs
- Cadence Tensilica Xtensa Processors Address Most Stringent Automotive Functional Safety Requirements with Full ISO 26262 Compliance to ASIL-D
- Andes Custom Extension™ (ACE) Supports AndesCore™ 45-Series Processors to Provide Flexible Acceleration
- Terapines ZCC Toolchain Fully Supports Andes RISC-V Processors
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP