Beach Solutions Auto-generates Firmware for Concurrent SoC Engineering
Beach Solutions® EASI Code auto-generates, manages and validates operational and verification code for SoCs
SAN JOSE, CA – Aug 1, 2007 – Beach Solutions, the leading provider of commercial tools to manage addressable registers and auto-generate SoC (System-on-Chip) design integration deliverables, introduces their enhanced EASI Code product.
As sophisticated SoCs now routinely contain thousands of programmable registers, creating low level firmware such as power-on/reset, or complex power management routines has become an extremely labor intensive and error prone task. This problem is made more challenging in a parallel development environment in which firmware development has to start and proceed to meet deadlines while the register address map is still constantly being revised.
Beach Solutions EASI Code resolves both of these challenges by providing a powerful software sequence capture environment that draws upon the SoC design register database which is constantly updated as changes are made elsewhere in the design flow.
The engineer describes the sequence of register related events with the EASI Code graphical capture tool using language neutral standard flow chart symbols. EASI Code then draws upon the latest register data stored in the database and auto-generates the code described.
Target applications include the creation of IP or device setup routines (commonly referred to as a Programmer’s Model), function libraries, power-management routines, interrupt service routines, and test and verification code.
Using EASI Tools, the auto-generation of correct-by-construction code enables concurrent development for considerable engineering and software test savings. Additionally, the automatic and seamless transfer of device operational information leads to right-first-time system integration and better overall IP reuse.
EASI Code contains:
- Interactive register behavior capture environment
- Powerful data checker with built-in extensible rules
- Register and memory C API (HAL) generator
- Register sequence function C generator
- Reference documentation HTML generator
Graphical sequence builder
EASI Code provides a graphical user interface for describing how registers in an SoC design interact with each other by means of a canvas upon which standard flow-chart symbols are placed and connected to create machine readable descriptions of complex sequences. These sequences are then used by generators within Beach EASI Tools Suite to create correct-by-construction C-code. Hierarchical object presentation enables libraries of complex sequences to be rapidly created, encouraging standardization and reuse.
Automatic sequence checker
All register sequences are automatically checked. Syntax errors are fixed on entry and semantic errors are identified before delivery to provide a solid foundation for the generation of APIs and sequence code.
Deliverable generation
EASI Code auto-generates “correct-by-construction” C code and driver libraries. In addition, a programmer’s reference document in HTML can be auto-generated containing a textual description of each sequence with pseudo code, a flowchart diagram and a register access table. Additional output formats can be auto-generated using Advanced EASI Code.
About Beach Solutions
Beach Solutions is the leading provider of commercial tools to manage addressable registers and auto-generate SoC design integration deliverables. EASI Tools require no new language support, are simple to use, and fit neatly into existing design flows. Data is centralized in an XML database from which all hardware, software, verification and documentation deliverables are generated. All project team members then work from a common reference to deliver consistent design files throughout all phases of the development.
Further information is available from the Beach Solutions website: http://www.beachsolutions.com
Related Semiconductor IP
- USB 20Gbps Device Controller
- SM4 Cipher Engine
- Ultra-High-Speed Time-Interleaved 7-bit 64GSPS ADC on 3nm
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
Related News
- Sunplus and Ceva Expand Collaboration to Bring Bluetooth Audio to the airlyra SoC Family for Wireless Speakers, Soundbars and other Wireless Audio Devices
- Socionext showcase cutting-edge SoC solutions at Embedded World 2024
- SOC-E and Wind River Partner to Enable TSN Solutions on VxWorks
- Aion Silicon Joins Intel Foundry Accelerator Value Chain Alliance to Design and Deliver Best-in-Class ASIC and SOC Solutions
Latest News
- Arteris Selected by NanoXplore for Space Applications
- Siemens accelerates complex semiconductor design and test with Tessent IJTAG Pro
- Thalia and X-FAB Forge Strategic Partnership to Safeguard Supply and Accelerate IP Migration
- Morse Micro Secures $88 Million AUD Series C Funding to Lead the Next Era of IoT
- Altera Appoints Sandeep Nayyar as Chief Financial Officer