Barco Silex announces new AES-GCM core supporting up to 100 Gbps with optimized area
Louvain-la-Neuve, Belgium --- June 19, 2014 -- Barco Silex, a leading provider of cryptography IP cores, announced today the new AES-GCM (BA415) IP core for 10 to 100 Gbps applications.
The AES-GCM (Galois Counter Mode) is an authenticated encryption algorithm which combines the AES counter mode for encryption and the Galois field multiplier for the authentication.
Our AES-GCM core is designed to provide high performance within a small area. Thanks to our unique architecture, we propose a flexible solution enabling trade-off between area, performance and technology. The AES-GCM core is available for ASIC and FPGA technology. Its low area footprint enables implementation with mid-range FPGA devices.
The AES-GCM IP core is ideal for high speed networking and storage. The algorithm is well suited for applications like Optical Transport Network (OTN), broadband access and storage. AES-GCM is referenced in multiple standards such as, MACsec and IPsec.
“It is an obvious choice for networking applications that require high performance and efficient use of silicon resources.” said Sebastien Rabou, Crypto Product Manager of Barco Silex. “The easy integration combined with an unrivaled performance to cost ratio confirms the leadership of Barco Silex in terms of high quality cryptographic IP cores”
About Barco Silex
Barco Silex is a leader in Intellectual Property (IP) cores, reference designs and electronic engineering services (ASIC, FPGA, DSP, Board). Thanks to its continued stream of innovations, Barco Silex provides state-of-the-art solutions in video, avionics, encryption and security. For more information about Barco Silex: www.barco-silex.com
Related Semiconductor IP
- AES-GCM, 256-bit key, Extreme-Speed
- Secure-IC's Securyzr(TM) AES-GCM Ultra-Low Latency
- Secure-IC's Securyzr™ High-performance AES-GCM accelerator - optional SCA protection
- AES-GCM, 256-bit key, high-speed version
- AES-GCM, 256-bit key, balanced version
Related News
- Barco delivers its JPEG 2000 IP cores on all 40nm FPGA platforms
- Barco and Merging Technologies join efforts to present a HD JPEG 2000 Player & Ingester
- Barco presents innovative solution for sub-frame latency processing of single-tile JPEG 2000 images
- Recore Systems selects Barco Silex as strategic design services partner
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers