Back to the drawing board
(11/28/2005 10:00 AM EST)
EE Times
You've probably been hearing a lot of buzz about multiprocessor chips. Putting multiple processors on a chip isn't a new idea. But such chips are gaining momentum both in general-purpose computing applications and in embedded systems.
In embedded digital-signal-processing applications, multiprocessor chips are becoming attractive for an expanding range of systems — even cost-sensitive app like consumer products. As a result, effective software development for multiprocessor systems is vital.
In some cases, creating software for a multiprocessor system is straightforward. For example, some DSP applications handle multiple channels, with identical processing for each one. In such applications, the software-development process for a multiprocessor may not be very different from the tried-and-true approach used for uniprocessors.
The challenge comes in using multiprocessors for non-channelized applications. In those cases, each processor is expected to handle a different part of the application or algorithm, and the processors must coordinate activities.
To read the full article, click here
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- CXL Gets Off the Drawing Board
- CXL Gets Off the Drawing Board
- Xilinx moves forward, Altera pulls back on PowerPC cores
- Six major PDA makers back Intel's StrongARM RISC chip
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP