Axiomise Unveils Intelligent Debug Solution for Formal Verification of RISC-V Cores
Identified 30 new bugs in WARP-V Family when Paired with Axiomise Formal App
LONDON –– January 3, 2022 –– Axiomise, the leading provider of cutting-edge formal verification consulting, training, services, and IP, today launched the industry’s first intelligent debug solution for formal verification of RISC-V cores.
Intelligent Rapid Analysis Debug and Reporting (i-RADAR) is available as a plugin in the Axiomise formalISA app that provides a complete end-to-end vendor-neutral formal verification solution for architectural validation of RISC-V cores. i-RADAR and formalISA were used to formally prove three new RISC-V cores from the WARP-V family.
“The formalISA app combined with i-RADAR found new bugs not previously found by other verification solutions,” remarks Dr. Ashish Darbari, CEO and founder of Axiomise and one of the foremost authorities in practical applied formal verification.
Axiomise also created a new formal verification solution for security verification of RISC-V cores and used it to identify several security vulnerabilities in multiple RISC-V cores. A paper describing the solution titled, “Comprehensive Processor Security Verification: A CIA problem,” will be presented in Design Automation Conference’s virtual format the week following in-person DAC.
Related Semiconductor IP
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- 32 bit RISC-V Multicore Processor with 256-bit VLEN and AMM
- All-In-One RISC-V NPU
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
Related News
- The Art of Predictability : How Axiomise is Making Formal Verification Mainstream
- Meet Axiomise's Ashish Darbari at DAC to Learn about Benefits of Formal Verification
- Axiomise Accelerates Formal Verification Adoption Across the Industry
- Axiomise Showcases Value of Formal Verification at DVCon Japan and DVCon India
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack