Noesis Technologies releases AWGN channel emulator IP
January 16, 2009 -- Noesis Technologies announced the immediate availability of its standard AWGN Noise Generator IP core (ntAWGN). The core is fully programmable, able to support throughput rates up to 8Gbps, rendering it an ideal solution for channel emulation of high data rate applications.
ntAWGN is available under a flexible licensing scheme as parameterizable VHDL or Verilog source code or as a fixed netlist in various FPGA target technologies.
Please contact us at info@noesis-tech.com for further information.
About Noesis Technologies
Noesis Technologies is a leading provider of Forward Error Correction IP core solutions. Noesis Technologies specializes in the design, development and marketing of high quality, cost effective communication IP cores and provides VLSI design services. Its field of expertise includes Forward Error Correction, Cryptography and Networking technology. In these fields, a broad range of high quality IP cores are offered. Noesis IP cores have been licensed worldwide and its impressive list of customers ranges from large companies to dynamic startups in diverse market sectors such telecommunications, networking, military, industrial control and low-power portable.
For more information, visit the Noesis website at www.noesis-tech.com
Related Semiconductor IP
Related News
- Noesis Technologies releases 10Gbps AWGN channel emulator IP
- Creonic Updates Doppler Channel IP Core with Extended Frequency Band and Sampling Range
- Ceva Leads Next Gen Location: First IP Provider to Achieve Bluetooth 6.0 Qualification with Channel Sounding, Strong Momentum with 10+ Customers
- CAST Introduces Microsecond Channel Controller IP Core for Automotive Power and Sensor Interfaces
Latest News
- ChipAgents Raises $74M to Scale an Agentic AI Platform to Accelerate Chip Design
- Avery Dennison announces first-to-market integration of Pragmatic Semiconductor’s chip on a mass scale
- Ceva, Inc. Announces Fourth Quarter and Full Year 2025 Financial Results
- Ceva Highlights Breakthrough Year for AI Licensing and Physical AI Adoption in 2025
- Imec unveils 7‑bit, 175GS/s massively time-interleaved slope-ADC – pairing record-small footprint and low conversion energy with top sampling speed