Ashling Microsystems Ltd announce development support for HiPerSmart TM, the 32-bit smart computing platform
Ashling Microsystems, Limerick, April 2002 - Ashling Microsystems Limited, in co-operation with Philips Semiconductors, announces debug support for the new 32-bit HiPerSmartTM computing platform from Philips Semiconductors. HiPerSmartTM is based on the SmartMIPSTM architecture from MIPS Technologies Inc., and offers enhanced memory and security features for high volume multi-application cards for banking, e-business and 3G wireless applications.
Ashling provides a complete development environment for the HiPerSmartTM family, offering an integrated hardware and software toolset consisting of PathFinder - Ashling’s flagship source level debugger, AsIDE - Integrated Development Environment for HiPerSmartTM application development, and Ashling’s scalable hardware based emulators; Opella, Genia, Vitra, offering non-intrusive run-time control and real-time code execution and data trace support.
The entry level Opella Emulator offers debug control with a parallel or USB connection to the host PC. The Genia Emulator is a powerful, networked Emulator providing powerful run-stop control of embedded software, with hardware and software breakpoints support. Genia provides fast code download to the target system using high speed Ethernet, USB or serial connections to the host PC. Ashling’s Vitra Emulator includes all the features of the Genia Emulator, with full support for Instruction and Data Trace and Triggering for target systems with the MIPSTM PDTRACETM interface.
Together with Ashling’s PathFinder Source Debugger, the new Ashling HiPerSmart TM debug tools provide run/stop control of the target application, single stepping, function step-into and step-over. To give developers visibility on their real-time target application from both Source-code and Assembly-instruction perspectives, PathFinder includes synchronized displays of executing code and the corresponding assembly application code. PathFinder also allows examination and modification of target processor registers and read/write access to both on-chip and target system memory. PathFinder’s EEPROM and Flash windows allow the HiPerSmartTM memories to be viewed and easily changed, advanced TLB, Instruction Cache and Data Cache windows facilitate debug of cached applications.
AsIDE is Ashling’s Integrated Development Environment for HiPerSmart application development. AsIDE includes SlickEditTM Editor and the Algorithmics SDE-MIPS GNU Toolkit providing a powerful and convenient environment for development of HiPerSmartTM applications under windows.
Commenting on the new HiPerSmart TM toolset, Jan Beekman, Ashling’s Marketing VP, said “developing embedded applications based on the Philips HiPerSmart cores is now fast, secure and predictable, with the introduction of support on Ashling’s universal 32-bit debug platform, developers will use this scalable, high performance environment to debug and validate their smart card application”.
About Ashling Microsystems:
Ashling Microsystems Limited (founded in 1985) designs and manufactures In-circuit emulators, JTAG/BDM Emulators, Smart Card development tools, source debuggers and Software Quality Assurance tools. Ashling’s major account customers include Philips, Delphi Delco, Alcatel, IBM, Gemplus, Xerox, Sony, Lexmark, Visa, Infineon, British telecom and SchlumbergerSema.
Ashling’s R&D center is in Limerick, Ireland. The Company’s North America Sales and Support Center is in Sunnyvale, California, with sales subsidiaries in the United Kingdom and France and distributors throughout the world.
Product Information
Margaret Nolan
Ashling Microsystems
National Technological Park
Limerick
IrelandTel: +353-61-334466
Fax: +353-61-334477
Email: Margaret.Nolan@ashling.com
Contact Editorial Contact (Europe)
Jan Beekman
Ashling Microsystems
National Technological Park
Limerick
IrelandTel: +353-61-334466
Fax: +353-61-334477
Email: jan.beekman@ashling.com
Editorial Contact (USA)
Michael Healy
Ashling Microsystems, Inc.
1270 Oakmead Parkway, Ste. 208
Sunnyvale, CA 94085
Tel: (408) 732 6490
Fax: (408) 7326497
Email: Michael.healy@ashling.com
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related News
- Edge Impulse and BrainChip Partner to Further AI Development with Support for the Akida platform
- EnSilica evaluation platform for EN62020 sensor interface ASIC speeds up development of wearable fitness and healthcare sensor devices
- Ashling Microsystems extends debug support to cater for HiPerSmart, the recently announced 32-bit smart computing platform from Philips Semiconductors
- MIPS Technologies and TSMC form strategic alliance to deliver "hard" versions of MIPS 32 and 64 Bit Processor Cores
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers