SoCs Get a Helping Hand from AI Platform FlexGen
By Gary Hilson, EETimes | March 21, 2025
FlexGen, a network-on-chip (NoC) interconnect IP, is aiming to accelerate SoC creation by leveraging AI.
Developed by Arteris Inc., FlexGen promises to deliver a 10× productivity boost while reducing design iterations and the time required to develop. In a briefing with EE Times, Arteris CMO Michal Siwinski said FlexGen achieves up to a 30% reduction in wire length to lower power use, as well as up to 10% reduction in latency that results in improved performance in SoC and chiplet designs.
“It will actually do the process of generating that network on chip, generating that interconnect and it will actually generate however many interconnects are required to meet the requirement,” Siwinski said.
Using AI and machine learning for chip design isn’t new, Siwinski said, but often the productivity boosts come at the cost of performance or power. FlexGen is able to reduce the number of elements on the critical path of a project, while also improving power/performance metrics, which he said is unique.
To read the full article, click here
Related Semiconductor IP
- Smart Network-on-Chip (NoC) IP
- NoC System IP
- Non-Coherent Network-on-Chip (NOC)
- Coherent Network-on-Chip (NOC)
- High speed NoC (Network On-Chip) Interconnect IP
Related News
- Arteris To Provide FlexGen Smart NoC IP In Next-Generation AMD AI Chiplet Designs
- Arteris Deployed by Menta for Edge AI Chiplet Platform
- Arteris Revolutionizes Semiconductor Design with FlexGen – Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- Alphawave Semi Delivers Foundational AI Platform IP for Scale-Up and Scale-Out Networks
Latest News
- Sofics joins GlobalFoundries’ GlobalSolutions Ecosystem to Enhance Chip Robustness, Performance and Design Efficiency
- Presto Engineering Tapes Out 2 Macro IPs with X-FAB for Low-Power and High-Precision Sensing Applications
- Zero ASIC releases Wildebeest, the world’s highest performance FPGA synthesis tool
- 2025 TSMC OIP Ecosystem Forum Highlights Aion Silicon’s Leadership in Advanced SoC Design
- Ceva Appoints Former Microsoft AI and Hardware Leader Yaron Galitzky to Accelerate Ceva’s AI Strategy and Innovation at the Smart Edge