ARM multiprocessor could carry the load in SH-Mobile
Peter Clarke, EE Times
(06/19/2006 12:09 AM EDT)
LONDON — Japanese chip giant Renesas Technology Ltd. could downgrade the significance of its own SH processor in future generations of the SH-Mobile in favor of ARM processors and in particular an ARM multiprocessor.
The SH RISC processor is the historical successor to a combination of the processor interests of Hitachi Ltd. and STMicroelectronics which came under the SuperH brand. Renesas Technology, itself the result of a merger between the semiconductor interests of Japan's Hitachi Ltd. and Mitsubishi Electric Co. in 2003, took over the SuperH CPU core licensing business of SuperH, Inc. in October, 2004.
(06/19/2006 12:09 AM EDT)
LONDON — Japanese chip giant Renesas Technology Ltd. could downgrade the significance of its own SH processor in future generations of the SH-Mobile in favor of ARM processors and in particular an ARM multiprocessor.
The SH RISC processor is the historical successor to a combination of the processor interests of Hitachi Ltd. and STMicroelectronics which came under the SuperH brand. Renesas Technology, itself the result of a merger between the semiconductor interests of Japan's Hitachi Ltd. and Mitsubishi Electric Co. in 2003, took over the SuperH CPU core licensing business of SuperH, Inc. in October, 2004.
To read the full article, click here
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Redefining Mobile Experiences with AI-Optimized Arm CSS for Client and New Arm Kleidi Software
- Arm Neural Technology Delivers Smarter, Sharper, More Efficient Mobile Graphics for Developers
- PQShield showcases high-performance PQC on AMD Versal at Mobile World Congress
- Siroyan multiprocessor to get CoSy compiler treatment
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP