Project looks to re-RISC the ARM
Peter Clarke, EETimes
6/19/2013 7:03 AM EDT
Professor David May, a leading computer scientist, has looked at producing an implementation of a simplified ARM instruction set architecture. He has started work on the project in the interests of teaching how processors work and the fundamentals of parallel programming.
Professor May revealed the project – based around the 30 or so most-useful ARM Thumb instructions – at the end of a lecture entitled "Heterogeneous processors: Why?" given at the Multicore Challenge one-day conference organized by Test and Verification Solutions Ltd. (TVS) recently and held in Bristol.
Professor May, of Bristol University and who is also CTO of XMOS Ltd., is still probably best known as the lead architect of the transputer, a processor designed explicitly for ease of parallel processing.
As I expected, he provided much food for thought in his talk. I was unable to attend the conference, but thanks to TVS archiving material on YouTube I have been able to experience the presentation almost as if I had been there.
In his talk Professor May pointed out that heterogeneous multiprocessing systems have been around for a long time but he also argued for keeping systems simple and, where possible, resisting the urge to use multiple architectures, in the interests of simplicity and computational and development efficiency. "One architecture means one set of programming languages and tools," he pointed out.
To read the full article, click here
Related Semiconductor IP
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
Related News
- C-DAC partners with MosChip and Socionext for design of HPC Processor AUM based on Arm architecture
- 3Plus1 Technology emerges from stealth mode; Heterogeneous Multiprocessor architecture creates low-power, high-performance CoolProcessor family
- New AMBA 4 Specification Optimizes Coherency for Heterogeneous Multicore SoCs
- Altera and TSMC Jointly Develop World's First Heterogeneous 3D IC Test Vehicle Using CoWoS Process
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost