Altera and TES Partner on FPGA-Based PCI Graphics Controller IP
High-Quality Graphics Core for Automotive and Industrial Display Designs
San Jose, Calif., and Langon, France, February 15,2007—Altera Corporation (NASDAQ:ALTR) and TES Electronic Solutions today announced the immediate availability of an FPGA-based high-quality PCI graphics intellectual property (IP) core for automotive and industrial display applications. The TES Display Controller/Accelerated Vector Engine (D/AVE) PCI IP core allows systems designers to quickly integrate specific graphics functions such as high-quality thin film transistor (TFT) pixel rendering into all of Altera’s low-cost Cyclone© and high-end Stratix® series FPGAs.
D/AVE generates high-quality vector graphics with sub-pixel processing and extended anti-aliasing functionality. The IP core connects via the ubiquitous PCI interface and provides an innovative rendering engine as the main component for flexible system integration at the hardware level. Applications include navigation, dashboard and on-system displays (OSDs) in the automotive, aviation and industrial sectors.
“Our D/AVE graphics core with PCI easily integrates into the architecture of Altera’s FPGAs, providing rapid development cycles that offer reprogrammable parameters for a wide range of high-quality automotive and industrial applications,” said Nick Walker, senior vice president, sales and marketing at TES. “Using this PCI interface in these types of applications dramatically shortens device qualification times and reduces availability issues that are prevalent in these markets.”
Altera® programmable technology is designed into advanced automotive and industrial applications, including driver assistance, infotainment and gateways. In response to the exponential growth in the complexity of these systems, Altera and TES offer this scalable graphics core with a PCI interface IP delivering a flexible, low-risk design path for reducing complexity and optimizing cost-efficiencies.
“Previously designers were forced to use microcontrollers with integrated graphics and dedicated graphics controllers for specific applications. This necessitated separate system designs and development delays were incurred using semi- or full-custom silicon,” said Michael Samuelian, director of Altera’s industrial business unit. “Unlike fixed logic implementations, the Altera/TES solution enables designers to dramatically reduce their overall development time, while improving system performance and lowering cost.”
About TES Electronic Solutions
TES is a leading global provider of electronic design and manufacturing services. TES serves the wireless, automotive, telematics, industrial, defense, medical and semiconductor markets with services from IC design through to full system design and manufacture. Further information is available on the TES website: www.tesbv.com.
About Altera
Altera’s programmable solutions enable system and semiconductor companies to rapidly and cost effectively innovate, differentiate and win in their markets. Find out more at www.altera.com.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
Related News
- Altera Announces Virtual Prototyping for Its Industry-leading SoC FPGA Portfolio Through Collaboration with Mentor Graphics
- PCI Express Gen5 PHY & Controller IP Cores available in major Fabs & Foundries for Graphics, Memory and Storage Applications
- Rapid Silicon Partners with Elastics.cloud on CXL 3.0 Dual Mode Controller IP to Enhance its Custom FPGA Solutions
- Mobiveil and Winbond Partner to Deliver HYPERRAM IP Controller to SoC Designers
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP