Altera rolls out 10 cores for comms system market
Altera rolls out 10 cores for comms system market
By Michael Santarini, EE Times
January 29, 2001 (11:08 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010129S0031
Altera Corp. (San Jose) has announced the first fruits of its acquisition of intellectual-property vendor DesignPro (Ottawa): 10 cores that target the communications system market.
The cores include an asynchronous transfer mode cell; Point-to-Point Protocol packet and Sonet/synchronous digital hierarchy framers for transmission systems with data rates of up to 622 Mbits/second (STS-12c/STM-4); a clear-channel T3 framer; and a T3 mapper to Sonet (STS-1).
Participants in the Altera Megafunction Partners Program offer similar cores. But according to Andrew Bunsick, senior product-marketing engineer, Altera's cores have been optimized for its Apex devices and can be mixed and matched to create complete solutions.
Users can assemble the cores to carry ATM cells or PPP packets over any transmission medium or to carry T3 signals over a Sonet/SDH optical network.
The Sonet/SDH, ATM cell, PPP packet and T3 framing and mapping can all be configured with Altera's MegaWizard graphical user interface, which lets users adjust the cores for optimal performance and area.
The company claims users can implement a PPP packet processor at 622 Mbits/s in 50 percent of an Apex 20K60E device, for a solution costing less than $10.
Prices are $31,995 for the Sonet STS-1 framer, $33,995 for the Sonet/SDH STS-3c/STM-1 framer, $33,995 for the Sonet/SDH STS-3/AU-4 framer and $49,995 for the Sonet/SDH STS-12c/STM-4 framer.
The ATM cell processor at 155 Mbits/s is $15,995 ($23,995 for 622 Mbits/s). The 155-Mbit/s PPP packet processor is available for $12,995 ($19,995 for 622 Mbits/s). The T3 framer is priced at $19,995 and the T3 mapper for $21,995.
The cores are available with user guides. Customers can evaluate the cores free via Altera's OpenCore feature, available at www.altera.com/IPmegastore.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related News
- Intel Chip Performs 10 Trillion Calculations per Second
- Sondrel announces its intention to list on London Stock Exchange's AIM market on 21 October 2022
- USB IP Cores for the Intel Pathfinder for RISC-V Platform
- RISC-V Sees Significant Growth and Technical Progress in 2022 with Billions of RISC-V Cores in Market
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms