Intel Chip Performs 10 Trillion Calculations per Second
April 19, 2018 -- Because of the Intel® Stratix® 10’s unique design, it can whip through calculations at blinding speeds – often 10 to 100 times faster than the chips in consumer devices. Intel Stratix 10 FPGAs – the latest version came out in February – are capable of 10 TFLOPS, or 10 trillion floating point operations per second. The Stratix 10 is the fastest chip of its kind in the world.
FPGAs, or field programmable gate arrays, are a special class of computer chip that is surging in importance with the rise of applications like speech-recognition, artificial intelligence, next-generation wireless networks, advanced search engines and high-performance computing.
Unlike traditional central processing units (CPUs) that power today’s laptops and desktops, FPGAs can be customized – or reprogrammed remotely and on the fly – to perform highly specialized computing tasks.
Related Semiconductor IP
- Video Tracking FPGA IP core for Xilinx and Altera
- Video Tracking FPGA IP core for Xilinx and Altera
- Video Tracking FPGA IP core for Xilinx and Altera
- Aurora-like 64b/66b @14Gbps for ALTERA Devices
- Aurora-like 8b/10b @3Gbps for ALTERA Devices
Related News
- Stratix 10 FPGA: REFLEX CES Introduces the Widest Range of Boards Based on Stratix 10 GX and SoC technology from Intel PSG
- Intel Enables 5G, NFV and Data Centers with High-Performance, High-Density ARM-based Intel Stratix 10 FPGA
- Enyx Premieres the First TCP and UDP Offload Engines for Intel Stratix 10 FPGA On REFLEX CES XpressGXS10-FH200G Board
- Stratix 10 FPGA: REFLEX CES is Shipping the Cloud Computing COTS Board "XpressGXS10-FH200G", and the Sargon Stratix 10 GX Development Kit
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale