Altera Unveils Industry's First Plug & Play Signal Integrity Technology
San Jose, Calif., September 11, 2007—Altera Corporation (NASDAQ: ALTR) today announced its Plug & Play Signal Integrity technology, an innovative system solution that is enabled by the latest Quartus® II design software and available now in production Stratix® II GX FPGAs. Plug & Play Signal Integrity redefines FPGA use in high-performance systems by enabling a single card configuration to be plugged into any designated system slot while under system power.
Altera’s Plug & Play Signal Integrity technology is an exclusive combination of low-power linear adaptive equalization technology—Altera’s new Adaptive Dispersion Compensation Engine (ADCE)—and the hot-socketing capability found in every Altera® FPGA. When hot-swapping a single card configuration in a system, the ADCE automatically monitors and adjusts itself for interconnect loss and environmental variations to provide the highest system performance and data reliability available in the industry today.
“Altera continues to deliver FPGA transceiver innovation to customers by providing system designers with the only plug-and-play signal integrity capability available in an FPGA,” said Danny Biran, senior vice president of product and corporate marketing at Altera. “Our FPGAs’ ability to plug into a powered system and automatically adjust to varying system and environmental conditions allows our customers to reduce inventories, simplify maintenance procedures and shorten time to market. The ADCE itself significantly reduces the tedious characterization effort that is the result of high-speed systems having varying link characteristics across card slots.”
Plug & Play Signal Integrity provides designers and system architects with production-qualified, hot-socketable Stratix II GX FPGAs that now can actively monitor and automatically compensate for signal degradation in multi-gigabit system interconnects due to manufacturing, voltage, temperature, and design variations. Altera’s Plug & Play Signal Integrity solution continuously adjusts equalizer settings for each of up to 20 receivers found in the Stratix II GX FPGA family to provide the best eye opening for non-return-to-zero (NRZ) signals operating between 2.5 Gbps and 6.375 Gbps, significantly improving system reliability, performance, and bit error rate (BER).
For more information on Plug & Play Signal Integrity, visit www.altera.com/technology/adce.
For complete information on Stratix II GX FPGAs, visit www.altera.com/stratix2gx.
Availability
Plug & Play Signal Integrity can be enabled with the customer beta release of Quartus II software version 7.2, which can be obtained from Altera’s local sales representatives. The production version of Quartus II software will be available for download next month.
About Altera
Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more at www.altera.com.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related News
- Group pushes socket for IP plug and play
- Spec eyes 'plug and play' test for virtual components <!-- verification -->
- "Plug and Play" - Sican presents CryptoStick for Virtual Private Networks <!--<FONT SIZE=-1>(by Peter Clarke - EE-TIMES)</FONT>-->
- Tensilica Licenses IBM CoreConnect Bus To Enable Xtensa Processor 'Plug and Play' in IBM SOCs; Tensilica Becomes First Configurable IP Vendor to License CoreConnect Bus
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers