AI Drives PCIe Aspirations
By Gary Hilson, EETimes (September 29, 2025)
As PCIe 8.0 aims to double the data rate yet again with its 2028 release, the PCI-SIG may also need to reconsider whether backwards compatibility as far back as 1.0 is feasible.
The aim for the next iteration of PCIe is to achieve a raw bit rate of 256.0 GT/s and up to 1 TB/s, delivered bi-directionally via an x16 configuration.
PCIe 7.0, released earlier this year, targets data-driven applications such as artificial intelligence (AI) /machine learning, 800G Ethernet, cloud computing, and quantum computing. Key features included a 128.0 GT/s raw bit rate and up to 512 GB/s bi-directionally via x16 configuration, utilizing Pulse Amplitude Modulation with four levels (PAM4) and Flit-Based encoding, as well as improved power efficiency.
To read the full article, click here
Related Semiconductor IP
- AXI Bridge with DMA for PCIe IP Core
- PCIe Gen 7 Verification IP
- PCIe Gen 6 Phy
- PCIe Gen 6 controller IP
- PCIe GEN6 PHY IP
Related News
- AI Drives PCie 6 Interoperability Testing
- Qualitas Semiconductor Expands Global Presence with 4nm UCIe and PCIe Gen 6.0 IP Licensing Agreement in the U.S. AI Market
- Actel drives up density of flash-based FPGAs
- Tensilica, Adamya claim system-on-chip drives Bluetooth functionality below $5
Latest News
- Access Advance and Via Licensing Alliance Announce HEVC/VVC Program Acquisition
- Efficient Computer Launches Electron E1 Evaluation Kit to Accelerate Energy-Efficient Computing
- S2C, MachineWare, and Andes Introduce RISC-V Co-Emulation Solution to Accelerate Chip Development
- Qualitas Semiconductor Signs First ASIL-B-Compliant MIPI Sub-system IP Agreement for Autonomous ADAS SoC
- ISOLDE Project Demonstrates Advancements in European Open-Source RISC-V for Automotive, Space, and IoT