AI Drives PCIe Aspirations
By Gary Hilson, EETimes (September 29, 2025)
As PCIe 8.0 aims to double the data rate yet again with its 2028 release, the PCI-SIG may also need to reconsider whether backwards compatibility as far back as 1.0 is feasible.
The aim for the next iteration of PCIe is to achieve a raw bit rate of 256.0 GT/s and up to 1 TB/s, delivered bi-directionally via an x16 configuration.
PCIe 7.0, released earlier this year, targets data-driven applications such as artificial intelligence (AI) /machine learning, 800G Ethernet, cloud computing, and quantum computing. Key features included a 128.0 GT/s raw bit rate and up to 512 GB/s bi-directionally via x16 configuration, utilizing Pulse Amplitude Modulation with four levels (PAM4) and Flit-Based encoding, as well as improved power efficiency.
To read the full article, click here
Related Semiconductor IP
- AXI Bridge with DMA for PCIe IP Core
- PCIe Gen 7 Verification IP
- PCIe Gen 6 Phy
- PCIe Gen 6 controller IP
- PCIe GEN6 PHY IP
Related News
- AI Drives PCie 6 Interoperability Testing
- Robust AI Demand Drives 6% QoQ Growth in Revenue for Top 10 Global IC Design Companies in 1Q25
- Actel drives up density of flash-based FPGAs
- Tensilica, Adamya claim system-on-chip drives Bluetooth functionality below $5
Latest News
- NXP Completes Acquisitions of Aviva Links and Kinara to Advance Automotive Connectivity and AI at the Intelligent Edge
- RISC-V Summit spurs new round of automotive support
- xMEMS Raises $21M Series D to Accelerate Commercial Scale of Breakthrough piezoMEMS Technologies for AI-Enabled Consumer Devices
- PQShield and Carahsoft Partner to Make Powerful Post-Quantum Cryptography Solutions Available to Government Agencies
- GlobalFoundries and Silicon Labs Expand Partnership to Accelerate Wireless Connectivity Solutions and Strengthen U.S. Chip Manufacturing