AI Drives PCie 6 Interoperability Testing
The PCIe protocol is getting more complex as it matures, and with 6.0 still in the early days of adoption, interoperability is paramount for advanced AI data centers looking to deployment.
Broadcom Inc. recently introduced its end-to-end PCIe 6.0 portfolio, including its Interop Development Platform (IDP), which simplifies interoperability and system design with its advanced telemetry and diagnostics capabilities. The company has also collaborated with Micron Technology and Teledyne LeCroy to test its high-port switch and retimer for interoperability.
In a briefing with EE Times, Sreeni Bagalkote, product line manager for Broadcom’s data center solutions group, said PCIe 6.0 adoption is being driven largely by AI workloads, and it is the most difficult iteration yet to implement due to the adoption of Pulse Amplitude Modulation 4–level (PAM4) signaling. “You can’t use the standard packets anymore,” Bagalkote said.
Rather, PCie 6.0 uses fixed length packets, which also means standard error correction no longer works, Bagalkote added. “You have something called forward error correction that’s borrowed from [the] Ethernet world. It’s hugely complicated.”
To read the full article, click here
Related Semiconductor IP
- PCIe 6.1 Controller with AXI
- PCIe 6.0 (Gen6) Premium Controller with AMBA bridge and LTI & MSI Interfaces
- PCIe Gen 6 Phy
- PCIe Gen 6 Verification IP
- PCIe 6.0 PHY, TSMC N4P x4, North/South (vertical) poly orientation
Related News
- Synopsys Achieves PCIe 6.x Interoperability Milestone with Broadcom's PEX90000 Series Switch at PCI-SIG DevCon 2025
- Qualitas Semiconductor Expands Global Presence with 4nm UCIe and PCIe Gen 6.0 IP Licensing Agreement in the U.S. AI Market
- Arasan Chip Systems Completes UNH Interoperability Testing for 10/100 Ethernet Solutions Suite
- Arasan Chip Systems Completes UNH Gigabit Ethernet Interoperability Testing
Latest News
- PQSecure Collaborates with George Mason University on NIST Lightweight Cryptography Hardware Research
- Omni Design Technologies Advances 200G-Class Co-Packaged Optics IP Portfolio for Next-Generation AI Infrastructure
- Global Annual Semiconductor Sales Increase 25.6% to $791.7 Billion in 2025
- Fabless Startup Aheesa Tapes Out First Indian RISC-V Network SoC
- SmartDV and Mirabilis Design Announce Strategic Collaboration for System-Level Modeling of SmartDV IP