Agilent, Cadence pool technologies for RF/mixed-signal IC development
Agilent, Cadence pool technologies for RF/mixed-signal IC development
By Semiconductor Business News
February 14, 2002 (10:35 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020214S0013
PALO ALTO, Calif.-- Agilent Technologies Inc. and Cadence Design Systems Inc. today announced a "far-reaching" alliance to combine their technologies to accelerate development and testing of next-generation ICs for wireless and wireline communications systems. In the first phase of the partnership, Agilent and Cadence said they will jointly develop a "more integrated design flow" for large-scale RF/mixed-signal integrated circuits used in wireless appliances and high-speed networking equipment. The aim is to dramatically reduce the time it takes to develop complex radio-frequency and mixed-signal ICs. The two companies said they have initiated co-development of an integrated design flow involving the Cadence Analog Design Environment and Agilent's Advanced Design System (ADS) software to improve interactivity. The Cadence Analog Design Environment is a front-to-back analog design solution for full-custom analog and RF chip design. Agilent's ADS is electronic design software for communications product design. The first jointly-developed design solutions are expected to become available in the second half of 2002. In the future, Palo Alto-based Agilent and Cadence in San Jose said they plan to expand their efforts to incorporate additional electronic design, verification, and test technologies from both companies. The result, they predicted, will be a complete systems-to-IC design implementation solution. "This is the beginning of an alliance with Agilent," stated Ray Bingham, president and CEO of Cadence in San Jose. He added that, "By pooling the expertise and resources of two industry leaders, we can deliver even greater value to our mutual customers."
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related News
- Siemens' state-of-the-art Symphony Pro platform expands mixed signal IC verification capabilities
- Siemens delivers AI- accelerated verification for analog, mixed-signal, RF, memory, library IP and 3D IC designs in Solido Simulation Suite
- Thalia enhances AMALIA Platform with new AI models to revolutionize analog, RF and mixed-signal IC design migration
- Fusion Mixed Signal FPGAs Now Available In Extended Temperature Grade
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms