Agere, Future Software collaborate on net processors
Agere, Future Software collaborate on net processors
By John Walko, CommsDesign.com
May 7, 2002 (6:21 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020506S0007
Las Vegas, Nevada --Agere Systems is to integrate Future Software's networking software suite with its PayloadPlus network processor family into a single platform for advanced switch and router equipment. The main benefit from creating a single platform, according to the companies, will be to reduce system development time, in some cases from years to months. The companies announced the agreement at Networld+Interop here this week. "Future Software's comprehensive offerings and experience are an ideal complement to Agere's family of PayloadPlus network processors and switch fabric products," said Mark Pinto, vice president of Agere's processing, aggregation and switching division. “By leveraging our expertise in our respective areas, Agere and Future together will provide customers with powerful, integrated network processor-based solutions that meet the growing need for diverse networking and telecommunications applications.” The technolo gy pact will offer mutual customers pre-integrated solutions that enable a broad range of networking equipment including Ethernet switches, Internet protocol (IP) routers, multiple protocol label switching (MPLS) routers and ATM switches. Agere's network processor development platform will include modules from Future Software such as: IPv4-RIP (Internet protocol, version 4-routing information protocol v.2); OSPF (open shortest path first protocol); MPLS; PIM (protocol-independent multi-cast); DVMRP (distance vector multi-cast routing protocol); BGP (border gate protocol); IPv6 (Internet protocol, version 6) and L2TP (layer 2 tunneling protocol). The first products resulting from the agreement will be available by the third quarter of this year from Future Software. The San Jose, California based specialist in the development of communications software plans to support these products on multiple operating systems platforms.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related News
- Andes Technology and Cyberon Collaborate to Provide Edge-Computing Voice Recognition Solution on DSP-capable RISC-V Processors
- AiM Future Introduces Next-Generation NeuroMosAIc Processors, Expands Partnerships
- Siemens and TSMC collaborate to help mutual customers optimize designs using foundry's newest advancements
- CEA and Siemens collaborate on research to expand applications of Digital Twin for industry
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms