A Big Week for RISC-V
By Sally Ward-Foxton, EETimes (February 10, 2022)
It’s been a banner week for the RISC-V ecosystem. The profile of the open-source instruction set architecture (ISA) has been raised by a pair of announcements. Let’s take a closer look.
Intel support
Earlier this week, Intel announced it would join RISC-V International as a premier member. Intel Foundry Services (IFS) will embrace designs built on multiple ISAs in order to compete with foundry giants Taiwan Semiconductor Manufacturing Co. and Samsung. Intel claims to be the only foundry offering IP optimized for x86, Arm and RISC-V.
The wording is crucial here, acknowledging as it does that RISC-V is joining x86 and Arm as a leading chip architecture.
Intel’s embrace of RISC-V means developing an ecosystem of its own. To that end, Intel is partnering with key RISC-V players, including CPU designer SiFive, AI accelerator chip company Esperanto, embedded CPU designer Andes Technology and data center CPU designer Ventana Microsystems. The partners will work with Intel to optimize their designs for Intel’s process technologies.
To read the full article, click here
Related Semiconductor IP
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- 32 bit RISC-V Multicore Processor with 256-bit VLEN and AMM
- All-In-One RISC-V NPU
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
Related News
- Ubuntu developer images now available for OrangePi RV2: a low-cost RISC-V SBC
- Ventana CEO to Deliver a Keynote at RISC-V Summit Europe
- SEALSQ Introduces QS7001, a Newly Developed Cutting-Edge RISC-V Secure Hardware Platform, Specifically Designed for IoT security in the Post-Quantum Era
- SpacemiT Secures Hundreds of Millions in A+ Financing to Accelerate RISC-V AI CPU Product Iteration
Latest News
- True Circuits Announces New and Improved Low-jitter Digital Ultra+ PLL
- True Circuits Introduces the Low-jitter Digital Ultra+ PLL at the Design Automation Conference
- Launch of BrainChip Developer Hub Accelerates Event-Based AI Innovation on Akida™ Platform with Release of MetaTF 2.13
- Agnisys Ignites DAC 2025 with IDesignSpec Suite v9, IDS-FPGA Launch, AI² and IDS-Integrate Enhancements.
- CAST Launches Multi-Channel DMA IP Core Ideal for Streaming Applications