Tenstorrent releases RiescueD, a powerful framework for writing direct tests in RISC-V assembly
September 2, 2025 -- Over the coming months, Tenstorrent plans to open source a suite of tools under the RiESCUE umbrella, which provides a suite of python scripts and libraries for generating RISC-V tests.
Tenstorrent would first like to announce the release of RiescueD, the RiESCUE Directed Test Framework. This is a powerful framework for writing directed tests in RISC-V assembly and provides library for test generator development, with features including:
- Randomization: Random data and address generation
- Memory Management: Automatic page table generation and memory mapping
- Environment Simulation: Support for various privilege modes, paging modes, and virtualization
- OS Code Simulation: Pseudo OS for scheduling and exception handling
RiescueD works well with several popular RISC-V simulators:
- Spike: RISC-V ISA simulator
- Whisper: Tenstorrent’s RISC-V Simulator
- QEMU: Full system emulation (coming soon)
Learn more about getting started with installation and setup, check out the RiescueD User Guide, or visit our GitHub repository for source code, examples, and more information.
Related Semiconductor IP
- RISC-V CPU IP
- Future-proof IP for training and inference with leading performance per watt and per dollar
- High Performance 64-bit RISC-V Processor
- Custom RISC-V Processor
- 64-Bit 8-stage superscalar RISC-V processor
Related News
- Openchip, NEC and Barcelona Supercomputing Center studying Collaboration to develop Next Generation Supercomputers based on RISC-V
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Ashling Announces RiscFree™ Debug and Trace Support for Tenstorrent TT-Ascalon™ RISC-V CPUs
- Artisan Components Qualifies Libraries For PrimeTime SI
Latest News
- Silicon Creations Named GlobalFoundries Analog Mixed Signal IP Partner of the Year
- Tenstorrent releases RiescueD, a powerful framework for writing direct tests in RISC-V assembly
- IntoPIX And Arkona Technologies Double JPEG XS Densityfor Next-Generation IP Broadcast Workflows
- Quintauris and TASKING Partner to Join Forces to Power RISC-V in Automotive
- 2Q25 Foundry Revenue Surges 14.6% to Record High, TSMC’s Market Share Hits 70%