Tenstorrent releases RiescueD, a powerful framework for writing direct tests in RISC-V assembly
September 2, 2025 -- Over the coming months, Tenstorrent plans to open source a suite of tools under the RiESCUE umbrella, which provides a suite of python scripts and libraries for generating RISC-V tests.
Tenstorrent would first like to announce the release of RiescueD, the RiESCUE Directed Test Framework. This is a powerful framework for writing directed tests in RISC-V assembly and provides library for test generator development, with features including:
- Randomization: Random data and address generation
- Memory Management: Automatic page table generation and memory mapping
- Environment Simulation: Support for various privilege modes, paging modes, and virtualization
- OS Code Simulation: Pseudo OS for scheduling and exception handling
RiescueD works well with several popular RISC-V simulators:
- Spike: RISC-V ISA simulator
- Whisper: Tenstorrent’s RISC-V Simulator
- QEMU: Full system emulation (coming soon)
Learn more about getting started with installation and setup, check out the RiescueD User Guide, or visit our GitHub repository for source code, examples, and more information.
Related Semiconductor IP
- RISC-V CPU IP
- Future-proof IP for training and inference with leading performance per watt and per dollar
- Compact Embedded RISC-V Processor
- Highly configurable HW PQC acceleration with RISC-V processor for full CPU offload
- Vector-Capable Embedded RISC-V Processor
Related News
- Ashling Announces RiscFree™ Debug and Trace Support for Tenstorrent TT-Ascalon™ RISC-V CPUs
- Tenstorrent Productizes RISC-V CPU And AI IP
- Tenstorrent and AutoCore Announce Strategic Partnership to Power High-Performance RISC-V Automotive Computing with AutoCore.OS
- Artisan Components Qualifies Libraries For PrimeTime SI
Latest News
- ASICLAND Partners with Daegu Metropolitan City to Advance Demonstration and Commercialization of Korean AI Semiconductors
- SEALSQ and Lattice Collaborate to Deliver Unified TPM-FPGA Architecture for Post-Quantum Security
- SEMIFIVE Partners with Niobium to Develop FHE Accelerator, Driving U.S. Market Expansion
- TASKING Delivers Advanced Worst-Case Timing Coupling Analysis and Mitigation for Multicore Designs
- Efficient Computer Raises $60 Million to Advance Energy-Efficient General-Purpose Processors for AI