Dolphin Integration launches a 65 nm compiler for Dual Port Register Files reaching the highest density
Grenoble, France and Netanya, Israel – September 12, 2011. The ERIS architecture for Dual Port Register File compiler, already available in 130 nm, is now adapted to the 65 nm and its shrunk version at 55 nm. Specifically suited for mainstream applications ranging from embedded microcontrollers to high-density consumer and portable devices, the ERIS generator is cost-optimized. It meanwhile provides the smallest power consumption, leaving far behind the competing generators currently available.
As an example, one instance of 416 bits achieves a power consumption as low as 2.83 uW for a density of 0.0052 mm2 in 65 nm.
Such performances are due to its unique architecture optimizing the periphery area for outstanding area gain.
About the benefits of DpRFile ERIS compiler in 65 nm LP
- Reduced die cost
- Up to 25% denser than traditional memory register!
- Routing allowed upwards from Metal 3
- The smallest power consumption
- Up to 40% less power (for both dynamic and leakage consumption) than traditional memory register
- Low Voltage operation down to 0.81 V for additional savings
- The easiest integration in your SoC
- All the flexibility of 2 independent read and 2 independent write ports (2R/2W)
- Library of synthesizable models through StorageWare ™ for facilitating the selection and integration of synthesizable and generatable storage blocks
- Speed up to 600 Mhz in worst case
For more information, feel free to download DpRFile ERIS presentation sheet or to contact Elsa BERNARD-MOULIN: ragtime@dolphin-ip.com
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation and foundry independence. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs.
For more information about Dolphin, visit: www.dolphin.fr/ragtime
Related Semiconductor IP
- UMC 40nm Low Power Process , Two Port Register File with dual power rail
- UMC 40nm Low Power Process Ultra High Speed One Port Register File memory compiler with dual rail
- Single Port Register File compiler - Memory optimized for high density and high speed - Dual voltage - compiler range up to 40 k
- Two Port Register File compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 64 k
- Two Port Register File compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 64 k
Related News
- Dolphin Integration announces a density record for Dual Port Register Files saving up to 30% of area
- Dolphin Integration introduces new Dual Port memory compilers in TSMC 40 nm
- Mobile Semiconductor's 22FDX Register File Memory Compiler Receives Globalfoundries Platinum Status
- Dolphin Integration announces breaking density records with the AURA Single Port memory registers (1PRFile) at 65 nm LP
Latest News
- Keysight Accelerates Electronic Design Productivity with Secure AI-Powered Assistants
- DI3CM-HCI, A High-Performance MIPI I3C Host Controller IP Core for Next-Generation Embedded Designs
- IntoPIX Delivers Real-Time, Low-Power Video Technologies At CES 2026
- Access Advance and Via Licensing Alliance Announce HEVC/VVC Program Acquisition
- Efficient Computer Launches Electron E1 Evaluation Kit to Accelerate Energy-Efficient Computing