Dolphin Integration announces breaking density records with the AURA Single Port memory registers (1PRFile) at 65 nm LP
Grenoble, France – June 20, 2011 -- Using the 1PRFile AURA generator leads to die cost decreased as much as 50% and to power consumption halved in comparison with alternative solutions!

1PRFile benchmark for a notebook application at 65 nm LP
Benchmark based on 18 1PRFile instances:
- Area: 45% gain
- Leakage: 60% less
- Dynamic Power: 20% less
- Support for Dynamic Voltage and Frequency Scaling: low voltage down to 0.9 V +/-10% for additional power savings
Look at the Presentation Sheet
Require an access to the online generator
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive and lasting creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation as well as independence and partnerships with Foundries. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components. The strategy is to follow product launches with evolutions addressing future needs, emphasizing resilience to noise and drastic reductions of power-consumption at SoC level, thanks to their own EDA solutions enabling Integration Hardware Modeling (IHM) and Application Hardware Modeling (AHM) as well as early Power and Noise assessment, plus engineering assistance for Risk Control.
For more information about Dolphin, visit: www.dolphin.fr/ragtime
Related Semiconductor IP
- Specialized Video Processing NPU IP for SR, NR, Demosaic, AI ISP, Object Detection, Semantic Segmentation
- Ultra-Low-Power Temperature/Voltage Monitor
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
Related News
- Panavision Imaging and Tower Semiconductor Announce Production of World's Fastest Single Port Re-Configurable Linear Image Sensors
- Dolphin Integration announce availability of their 6-Track Standard Cell Library SESAME HD for the 65 nm LP process
- Dolphin Integration launches a 65 nm compiler for Dual Port Register Files reaching the highest density
- Texas Instruments and Continental collaborate to deliver first 65 nm safety ARM Cortex microcontroller used in advanced automotive safety applications
Latest News
- UMC Announces Key Changes in Executive Leadership
- Akeana Partners with Axiomise for Formal Verification of Its Cores
- IObundle Promotes IOb-Cache: Premier Open-Source Cache System for AI/ML Memory Bottlenecks
- Quintauris Secures Capital Increase to Accelerate RISC-V Adoption
- MIPI Alliance Releases UniPro v3.0 and M-PHY v6.0, Accelerating JEDEC UFS Performance for Edge AI in Mobile, PC and Automotive