Innopower First to Deliver Complete Memory Compiler and Miniaturized Cell Library, miniLib+, for 55nm LP(Low Power) process
Provides Customers High Flexibility in Manufacturing. First to Deliver the Silicon Proven Memory Compiler and Library at leading foundries
Hsinchu, Taiwan, June 10, 2010 -- Innopower Technology Corporation, a wholly owned subsidiary of Faraday Technology Corp. (TAIEX:3035), today announced the availability of the miniaturized cell libraries, miniLib+™, and memory compilers for the industrial-standard 55nm LP(low-power) process. The new products provide IC design houses with 55nm IPs that is designed to enable SoC to have better power consumption, smaller die area, and higher manufacturing flexibility.
Innopower's memory compilers are offered with 7 separate architectures of SP SRAM, DP SRAM, 1PRF, 2PRF, ROM, Ultra-High-Speed, and Ultra-High-Density memory for optimizing customer's design. It provides customers with comprehensive options for a wide variety of applications. Due to its complete design consideration, Innopower's memory compiler is uniquely suited for wireless, consumer electronics, and high-definition multimedia applications that require high performance and low power consumption.
The memory compiler is optimized in industry-standard 55nm LP(low power) process. It allows users to generate a variety of memory options, including words, bits and aspect ratios with different compiler, while retaining desirable area, performance, and power specification. Compared to the other generic-type 32Kb memory, Innopower's memory compiler can achieve an average of about 10% in area reduction for the same design. The Ultra-High-Speed memory can achieve more than 1GHz speed, and the leakage power is less than 10% of the same design in generic 55nm process. Chips designed with miniLib+™ will have significant area benefits. Compared to the other high density libraries, the miniLib+™ can achieve an average of about 20% in area reduction for the same design. Besides, it could save more than 40% static power for the same design with generic library. The miniLib+™ is also available with multiple threshold process variants for customers' various design requirements.
“Production flexibility is extremely important as the IC industry moves to more advanced technologies.” said Meisie Jong, Innopower VP of Sales and Marketing. “Our strategy is to build an efficient ecosystem that eliminates the increasing production concerns of SoC design. This Memory compiler and miniLib+™ cell library IPs are designed to meet the industry standard while giving our customers more options in production. It also fulfills the customers' requirements in high density and low power SoC design. We have completed the first customer delivery of the IPs, and we expect to see more customers to benefit from our solution.”
Availability
Innopower's Memory Compiler and miniLib+™ are now available in 55nm LP process. The IP has been silicon proven in various foundries through real chips.
About Innopower Technology Corporation
Founded in 2008, InnoPower aims to provide competitive semiconductor intellectual properties (IP) for foundries, IDM's and fabless design companies. While still young as a separate legal entity, it leverages past development experience, extensive automation capabilities and acquired patent portfolio to offer advanced silicon IP's. These products are highly differentiated and most of them are production proven. InnoPower also has a strong engineering team with established industry track record and highly innovative. The initial product offering focuses on the fundamental libraries (standard cells, memory compilers and I/O's) but will be expanding to special I/O's and functional IP's (such as USB, PCIX) in the near future. For more information, please visit : www.innopower-tech.com
About Faraday Technology Corporation
Faraday Technology Corporation is a leading fables ASIC and silicon IP provider. With 2009 revenue of US$160 million, Faraday is one of the largest fabless ASIC companies in the Asia-Pacific region, and it also has a significant presence in other world-wide markets. Headquartered in Taiwan, Faraday has service and support offices around the world, including the U.S., Japan, Europe, and China. For more information, please visit: www.faraday-tech.com.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related News
- Dolphin Integration announce availability of their 6-Track Standard Cell Library SESAME HD for the 65 nm LP process
- Dolphin Integration announce the availability of new ROM TITAN and ultra low leakage standard cell library SESAME BIV at TSMC 55 nm LP eFlash
- Innopower Offers Industrial-leading Miniaturized Cell Library, the miniLib+ and miniIO+, in 130nm, 110nm, 65nm and 55nm Technologies
- TSMC New Standard Cell Slim Library Reduces Logic Area 15%
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers