10xEngineers announces Infinite-ISP FPGA Release v1.0
February 4, 2025 -- 10xEngineers announces the release of the FPGA bitstream for Infinite-ISP, designed for the Kria™ Vision AI Starter Kit (KV260). Infinite-ISP streamlines ISP development, guiding you from algorithm development through to RTL design, all the way to FPGA/ASIC implementation.
Key Features Include:
- Fully functional 10-bit ISP
- Integration with the AR1335 image sensor
- Output resolutions of 1080p and 360p at 30fps
- Tuned for indoor applications
What’s Next?
We are working on introducing even more features, including support for the OV5647 image sensor and YUV output!
Seeking collaborations from engineers, industry experts, and tech enthusiasts to:
- Dive in and assess the Infinite-ISP.
- Share your invaluable feedback.
- Contribute and co-create. Let’s drive this initiative forward, together!
Discover more and access resources:github.com/10x-Engineers/Infinite-ISP_FPGABinaries
Related Semiconductor IP
- UHD Image Signal Processing (ISP) Pipeline
- Low-Power ISP
- ISP, Image Signal Processing, Real-time Pixel Processor for Automotive
- Small-size ISP (Image Signal Processing) IP ideal for AI camera systems.
- HDR ISP framework for multi-camera applications
Related News
- S2C Announces Next-Gen Prodigy MDM Pro to Simplify and Speed Up FPGA Prototyping Debug Process
- Logic Design Solutions Introduces the first NVMe HOST IP on POLARFIRE SoC FPGA
- Codasip Announces FPGA Evaluation Platforms for RISC-V Processor Cores
- Achronix Adopts eMemory IP for FPGA Hardware Root of Trust
Latest News
- Intel facing another crossroads: 18A or 14A process node
- Creonic Successfully Renewed its ISO 9001:2015 Certification
- Silvaco Strengthens Leadership Team with Three Industry Veterans to Drive Innovation and Growth
- JFE Shoji Electronics Signs Sales Agent Agreement with Andes Technology
- Mixel Supports Automotive SerDes Alliance (ASA) Motion Link SerDes IP