Intel backs RISC-V for Nios FPGA processor
By Nick Flaherty, eeNews Europe (October 06, 2021)
Intel's Nios V soft processor for its FPGAs uses the RISC-V: RV32IA architecture with atomic extensions, 5-stage pipeline and AXI4 interfaces.
Intel has developed a soft IP microcontroller core for its FPGAs using the oipen source RISV-V instruction set
The Nios V processor is the next generation of soft processor for Intel’s Cycline, Stratix and Aria FPGAs based on the open-source RISC-V Instruction Set Architecture. This processor is available in the Intel Quartus Prime Pro Edition Software starting with version 21.3. This follows the 32bit Nios II, launched over a decade ago by Altera in Quartus 8.
To read the full article, click here
Related Semiconductor IP
- Compact Embedded RISC-V Processor
- Highly configurable HW PQC acceleration with RISC-V processor for full CPU offload
- Vector-Capable Embedded RISC-V Processor
- Tiny, Ultra-Low-Power Embedded RISC-V Processor
- Enhanced-Processing Embedded RISC-V Processor
Related News
- Intel Launches Agilex 7 FPGAs with R-Tile, First FPGA with PCIe 5.0 and CXL Capabilities
- Intel Launches Altera, Its New Standalone FPGA Company
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cortus MINERVA Out-of-Order 4GHz 64-bit RISC-V Processor Platform targets automotive applications
Latest News
- Secure-IC, now a part of Cadence, unveils Securyzr™ Xperience, an Exclusive Gateway to Security Innovation
- QuickLogic Accelerates Space Innovation with Secure, Customizable eFPGA Hard IP
- SkyWater Technology and QuamCore Announce Collaboration to Fabricate Digital Superconducting Controller for Scalable Quantum Computing
- Aion Silicon Expands Barcelona Design Center to Meet Surging Demand for ASIC and SoC Solutions
- UMC Reports Sales for October 2025