WUSB IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Compare 790 IP from 63 vendors (1 - 10)
  • USB 1.1 PHY, Support Low Speed and Full Speed - HLMC 55nm
    • USB 1.1 PHY, Support Low Speed and Full Speed;
  • USB 1.1 PHY, Support Low Speed and Full Speed - HHGrace 110nm
    • USB 1.1 PHY, Support Low Speed and Full Speed;
  • Verification IP for USB
    • Avery VIP for USB is a comprehensive solution for verification of USB-based designs ranging from the USB 2.0, 3.x, and 4.0 standards, including xHCI host controllers and USB mass storage class standards for UAS and BOT.
    • USB VIP allows users to verify their designs by developing custom tests at several levels of abstraction.
    Block Diagram -- Verification IP for USB
  • USB 2.0 Mass Storage Devices Design Platform
    • The USB 2.0 Mass Storage Design Platform is a complete, integrated solution, dedicated to a wide range of USB-based Mass Storage Devices.
    • You can use it in various applications, like portable flash memory, digital audio player, card reader or digital camera.
  • USB 2.0 Human Interface Devices Design Platform
    • The USB 2.0 HID Design Platform is a complete, integrated solution, dedicated to a wide range of USB-based Human Interface Devices, like mouse, keyboard, and tablet.
  • USB 2.0 Audio Devices Design Platform
    • The USB 2.0 Audio Design Platform is a complete, integrated solution, dedicated to USB-based Audio Devices, like microphones and speakers. 
  • USB 3.0 xHCI Driver software
    • Compliant with eXtensible Host Controller Interface for USB 3.0 version 0.9
    • Portability in choice of OS, processors and hardware
    • Easy-to-use interface for applications
    • Fully documented generic device operation API
    Block Diagram -- USB 3.0 xHCI Driver software
  • USB 3.0 SSIC Adapter
    • Compliant with SSIC specification 1.0
    • Compliant with MIPI-MPHY (Type-1) specification Rev 3.0-r.03
    • Interfaces to the USB3 Device/Host controller via the standard PIPE3 interface at 8/16/32-bit data widths
    Block Diagram -- USB 3.0 SSIC Adapter
  • USB 3.0 Device Upgrade IP Core
    • The USB 3.0 Device Upgrade provides a dedicated dual simplex, routable packet architecture for USB3.0 packet transfers, with a disable option for power savings.
    • The USB 3.0 Upgrade IP supports all power management features as well as a dedicated link manager for each downstream port for increased efficiency.
    Block Diagram -- USB 3.0 Device Upgrade IP Core
  • USB 3.0 Device
    • USB 3.0 Compliance
    • SuperSpeed: 5 Gbit/s
    • Hish Speed: 480Mbit/s
    • Full Speed: 12Mbit/s
    • 8/16/32 bit USB 3.0 PIPE interface
    Block Diagram -- USB 3.0 Device
×
Semiconductor IP