RLDRAM 3 UniPHY IP
Filter
Compare
5
IP
from 3 vendors
(1
-
5)
-
RLDRAM Controller MACO Core
- Controller operates at half the memory clock frequency
- Allows programmable burst lengths of
- Includes a reconfigurable refresh counter
- Command & Write Data pipeline to maximize throughput
-
DDR/DDR2 SDRAM Controller MACO Core
- ispLEVER version 7.1 or later
- MACO design kit
- MACO license file
-
Memory Interface
- Memory Interface generates through a Graphic User Interface the unencrypted Verilog or VHDL design files, UCF constraints, and simulation script files to simplify the memory interface design process.
- Memory modules (DIMM) are supported for DDR3, DDR2 and DDR SDRAMs.
- OS Support