RLDRAM 3 IP
Filter
Compare
2
IP
from 2 vendors
(1
-
2)
-
RLDRAM Controller MACO Core
- Controller operates at half the memory clock frequency
- Allows programmable burst lengths of
- Includes a reconfigurable refresh counter
- Command & Write Data pipeline to maximize throughput
-
Memory Interface
- Memory Interface generates through a Graphic User Interface the unencrypted Verilog or VHDL design files, UCF constraints, and simulation script files to simplify the memory interface design process.
- Memory modules (DIMM) are supported for DDR3, DDR2 and DDR SDRAMs.
- OS Support