IP Catalog > DisplayHDR

DisplayHDR IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Search (202)
Compare 202 IP from 53 vendors (1 - 10)
  • VESA DisplayPort 2.0 FEC RX
    • VESA DisplayPort 2.0 compliant
    • Reed Solomon RS (198,194) FEC, 8-bit symbols
    • Multiple symbols per clock
    Block Diagram -- VESA DisplayPort 2.0 FEC RX
  • VESA DisplayPort 1.4 RX IP Subsystem for Xilinx FPGAs
    • Complete DisplayPort™ 1.4 Receiver solution with support for VESA Display Stream Compression (DSC)
    Block Diagram -- VESA DisplayPort 1.4 RX IP Subsystem for Xilinx FPGAs
  • VESA DisplayPort 1.4 Forward Error Correction (FEC) Transmitter
    • VESA DisplayPort 1.4 compliant
    • Reed-Solomon (254,250) FEC, 10-bit symbols
    Block Diagram -- VESA DisplayPort 1.4 Forward Error Correction (FEC) Transmitter
  • VESA DisplayPort 1.4 Forward Error Correction (FEC) Receiver
    • VESA DisplayPort 1.4 compliant
    • Reed-Solomon (254,250) FEC, 10-bit symbols
    • Two-way interleaving for 1-, 2-, and 4-lane modes (4-lane mode requires 2 FEC IP core instances)
    Block Diagram -- VESA DisplayPort 1.4 Forward Error Correction (FEC) Receiver
  • Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in TSMC 12FFC
    • eDP version 1.4a / DP version 1.4 compliant transmitter
    • Supports HDCP1.4 and HDCP2.2(Optional)
    • Supports Forward Error Correction (Optional)
    • Consists of configurable (4/2/1) link channels and one AUX channel
    Block Diagram -- Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in TSMC 12FFC
  • DisplayPort Receiver Link Controller
    • Silicon proven on multiple ASIC and FPGA processes
    • Capable of operating without a host CPU in low complexity applications
    • Horizontal and vertical video delimiter signals with 1, 2 or 4 pixels per output cycle, supporting up to 16K resolution output; deep color and HDR support
    • 1.62 to 8.1 Gbps link rate across 1, 2, or 4 lanes
    Block Diagram -- DisplayPort Receiver Link Controller
  • DisplayPort Transmitter Link Controller
    • Silicon proven on multiple ASIC and FPGA processes with multiple PHY partners.
    • 1, 2 or 4 pixels per input cycle, supporting up to 16K resolution input per source
    • 1.62-8.1Gbps link rate across 1,2, or 4 lanes
    • SST or MST operation
    Block Diagram -- DisplayPort Transmitter Link Controller
  • 1-port Receiver/Transmitter HDCP 2.3 on DisplayPort 1.4/2.0 ESM (generation 3)
    • Transmitter (TX) or Receiver (RX) solution
    • Silicon-proven. Widely deployed. Certified.
    • HDCP 2.3 compliant for premium content protection
    • DisplayPort 2.0/1.4 support
    Block Diagram -- 1-port Receiver/Transmitter HDCP 2.3 on DisplayPort 1.4/2.0 ESM (generation 3)
  • DisplayPort Transmit Controller ASIL Compliant
    • Industry’s only USB Type-C IP solution consisting of USB-C 3.1/DisplayPort 1.3 Tx PHYs, USB-C 3.1/DisplayPort 1.3 Tx controllers with HDCP 2.2 and HDCP 1.4 content protection, verification IP, IP subsystems, IP prototyping kits, and IP software development kits
    • Solution supports USB Type-C, SuperSpeed USB 3.1 at 10 Gbps, SuperSpeed USB 3.0 at 5 Gbps and High-Speed USB (USB 2.0) as well as DisplayPort 1.3 Tx supporting RBR, HBR1, HBR2 and HBR3 bitrates
    • Controllers support Device, Host, and Dual-Role Device USB-C 3.1 as well as DisplayPort 1.3 Tx with HDCP 2.2 content protection
    Block Diagram -- DisplayPort Transmit Controller ASIL Compliant
  • USB 3.1 DisplayPort PHY - TSMC 10FF, North/South Poly Orientation
    • Industry’s only USB Type-C IP solution consisting of USB-C 3.1/DisplayPort 1.3 Tx PHYs, USB-C 3.1/DisplayPort 1.3 Tx controllers with HDCP 2.2 and HDCP 1.4 content protection, verification IP, IP subsystems, IP prototyping kits, and IP software development kits
    • Solution supports USB Type-C, SuperSpeed USB 3.1 at 10 Gbps, SuperSpeed USB 3.0 at 5 Gbps and High-Speed USB (USB 2.0) as well as DisplayPort 1.3 Tx supporting RBR, HBR1, HBR2 and HBR3 bitrates
    • Controllers support Device, Host, and Dual-Role Device USB-C 3.1 as well as DisplayPort 1.3 Tx with HDCP 2.2 content protection
    Block Diagram -- USB 3.1 DisplayPort PHY - TSMC 10FF, North/South Poly Orientation
×
Semiconductor IP