IP Catalog > Foundries > TSMC > Memory & Libraries IP > I/O Library IP > High-speed IP

High-speed IP for TSMC

Welcome to the ultimate High-speed IP for TSMC hub! Explore our vast directory of High-speed IP for TSMC
All offers in High-speed IP for TSMC
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Search (85)
Compare 85 High-speed IP for TSMC from 15 vendors (1 - 10)
  • LVDS Transceiver
    • Meets or exceeds the TIA/EIA-644 LVDS standard.
    • Driver, Receiver, Bias, and Power cells included.
    • Greater than 400Mbs data rate.
    • 1.8V core voltage, 5V IO voltage.
    • Receive fault detection.
    • 0.3ns differential pulse skew.
    Block Diagram -- LVDS Transceiver
  • 1 Gbps Rail to Rail LVDS receiver
    • TSMC CMOS 0.065 um
    • 2.5 V analog power supply
    • 1.2 V digital power supply
    • 1.2 V CMOS input and output logic signals
    Block Diagram -- 1 Gbps Rail to Rail LVDS receiver
  • 2.4 Gbps LVDS transmitter
    • TSMC CMOS 0.065 um
    • 2.5 V analog power supply
    • 2.5 V CMOS input logic signals
    • 2.4 Gbps (DDR MODE) switching rates
    Block Diagram -- 2.4 Gbps LVDS transmitter
  • LVDS / sub-LVDS / DPHY TX - TSMC 6FFC
    • The LVDS/Sub-LVDS/DPHY Combo TX converts parallel RGB data and 7/8/10 bits of CMOS parallel data into serial data streams.
    • A phase-locked clock is transmitted in parallel with the data streams over a dedicated high-speed link.
    • The polarity of differential signals for each data lane can be controlled.
    Block Diagram -- LVDS / sub-LVDS / DPHY TX - TSMC 6FFC
  • LVDS 160MHz 8-Lane PHY TX IP on TSMC 16FFC
    • The CL12491M8TIP160 transmitter converts parallel RGB data and 4bits of HYNC,VSYNC,DE and Control) of CMOS parallel data into serial LVDS data streams.
    • A phase-locked clock is transmitted in parallel with the data streams over a dedicated LVDS link.
    • The polarity of differential signals for each data lane can be controlled.
    Block Diagram -- LVDS 160MHz 8-Lane PHY TX IP on TSMC 16FFC
  • 500Mbps LVDS IP library
    • TSMC CMOS 180 nm
    • TIA/EIA-644 LVDS standards without hysteresis
    • Data transfer rate: up to 500Mbps (DDR MODE)
    Block Diagram -- 500Mbps LVDS IP library
  • 1.2 Gbps LVDS transmitter/receiver
    • TSMC CMOS 180 nm
    • 3.3 V power supply
    • 1.2 Gbps (DDR MODE) switching rates (600 MHz)
    • Half-duplex or full-duplex operation mode
    Block Diagram -- 1.2 Gbps LVDS transmitter/receiver
  • Programmable CMOS LVDS Transmitter/Receiver
    • TSMC 0.13 um CMOS
    • 3.3 V analog power supply
    • 1.2 V digital power supply
    • 1.2V CMOS input and output logic signals
    • 8-step (3-bit) adjustable transmitter output current (range from 0.75 mA to 6.5 mA)
    Block Diagram -- Programmable CMOS LVDS Transmitter/Receiver
  • LVDS interfaces
    • Wide operating range
    • High data rates
    • Very flexible programmability
    • Excellent signal integrity
    • TIA/EIA644A LVDS and sub-LVDS compatibility
    • Receiver also compatible with LVPECL
    Block Diagram -- LVDS interfaces
  • 4 Gbps DDR CML receiver and transmitter
    • TSMC CMOS 55 nm
    • TIA/EIA-644 LVDS standards
    • Data rate (receive/transmit): up to 4 Gbps (DDR mode)
    Block Diagram -- 4 Gbps DDR CML receiver and transmitter
×
Semiconductor IP