IP Catalog > Foundries > TSMC > Analog IP > Clocking IP > PLL IP > Clock Generator PLL IP

Clock Generator PLL IP for TSMC

Welcome to the ultimate Clock Generator PLL IP for TSMC hub! Explore our vast directory of Clock Generator PLL IP for TSMC
All offers in Clock Generator PLL IP for TSMC
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Search (31)
Compare 31 Clock Generator PLL IP for TSMC from 5 vendors (1 - 10)
Filter:
  • 28nm
  • Fully Digital Glitch Free PLL TSMC HPC+28nm - 200-2000 MHz
    • Ideal as a clock generator for digital design
    • Excellent frequency jitter performance
    • Ultra-low area fully digital PLL design
    Block Diagram -- Fully Digital Glitch Free PLL TSMC HPC+28nm - 200-2000 MHz
  • 14GHz Integer-N High-Speed PLL
    • Type II hybrid Integer-N LC-PLL
    • Quadrature clocks at 14GHz and 7GHz
    • Fast locking
    Block Diagram -- 14GHz Integer-N High-Speed PLL
  • Low Voltage, Low Power Fractional-N PLLs
    • Low power, suitable for IoT applications
    • Good jitter, suitable for clocking digital logic.
    • Extremely small die area (< 0.005 sq mm), using a ring oscillator
    • Output frequency can be from 1 to 400 times the input reference, up to 1.5GHz
    Block Diagram -- Low Voltage, Low Power Fractional-N PLLs
  • Fractional-N PLLs for Performance Computing
    • Low jitter, suitable for many clocking applications, including high speed digital, ADC, DAC, medium-speed PHY
    • Extremely small die area (< 0.005 sq mm), using a ring oscillator
    • Output frequency can be from 1 to 400 times the input reference, up to 4GHz
    • Reference clock from 10MHz to 500MHz
    Block Diagram -- Fractional-N PLLs for Performance Computing
  • General Purpose Fractional-N PLLs
    • Low power, suitable for logic clocking applications
    • Extremely small die area, using a ring oscillator
    • Twelve bits fractional resolution
    Block Diagram -- General Purpose Fractional-N PLLs
  • High Performance Fractional-N RF Frequency Synthesizer PLLs for 5G, WiFi, etc
    • Fractional-N digital PLL architecture, using an LC-tank oscillator
    Block Diagram -- High Performance Fractional-N RF Frequency Synthesizer PLLs for 5G, WiFi, etc
  • Wide-Range Low-Area Digital PLL in TSMC 28HPM
    • TSMC 28HPM
    • Wide Range: 40kHz to 4 GHz
    • Size: <0.0mm2
    Block Diagram -- Wide-Range Low-Area Digital PLL in TSMC 28HPM
  • TSMC CLN28HPCLVT 28nm Clock Generator PLL - 220MHz-1100MHz
    • Designed as a very flexible clock multiplier capable of multiplying an input clock from 1 to 4096 with very small period jitter while operating at the highest possible bandwidth.
    • Delivers optimal jitter performance over all multiplication settings.
    • Available with multi-phase outputs and, in some processes, with an I/O voltage regulator.
    • Ideal for system clock generation, SerDes and video clock applications.
  • TSMC CLN28HPCLVT 28nm Clock Generator PLL - 440MHz-2200MHz
    • Designed as a very flexible clock multiplier capable of multiplying an input clock from 1 to 4096 with very small period jitter while operating at the highest possible bandwidth.
    • Delivers optimal jitter performance over all multiplication settings.
    • Available with multi-phase outputs and, in some processes, with an I/O voltage regulator.
    • Ideal for system clock generation, SerDes and video clock applications.
  • TSMC CLN28HPCLVT 28nm Clock Generator PLL - 880MHz-4400MHz
    • Designed as a very flexible clock multiplier capable of multiplying an input clock from 1 to 4096 with very small period jitter while operating at the highest possible bandwidth.
    • Delivers optimal jitter performance over all multiplication settings.
    • Available with multi-phase outputs and, in some processes, with an I/O voltage regulator.
    • Ideal for system clock generation, SerDes and video clock applications.
×
Semiconductor IP