eFPGA IP for Renesas

Welcome to the ultimate eFPGA IP for Renesas hub! Explore our vast directory of eFPGA IP for Renesas
All offers in eFPGA IP for Renesas
Filter
Filter

Login required.

Sign in

Compare 1 eFPGA IP for Renesas from 1 vendors (1 - 1)
  • eFPGA IP - 100% third party standard cells
    • Every element of the eFPGA can be defined in numbers: logic cells, adaptive DSP (with and without FIR engine, add & mult size, amount), RAM (type and amount) and IOs.
    • In addition, Menta eFPGA IP Cores being 100% standard cells based, multiple power / performances trade-off can be achieved based on customer requirements.
    • The eFPGA IP Cores are provided as hard IPs (GDSII).
    • Menta eFPGA IP Cores use standard cells, and as such integrate smoothly into any standard ASIC design flow. Designers use RTL as the input to our software Origami Programmer to generate the eFPGA program file (bitstream) and obtain accurate performance evaluation.
    Block Diagram -- eFPGA IP - 100% third party standard cells
×
Semiconductor IP