IP Catalog > Foundries > GLOBALFOUNDRIES > Analog IP > Clocking IP > PLL IP > Deskew PLL IP

Deskew PLL IP for GLOBALFOUNDRIES

Welcome to the ultimate Deskew PLL IP for GLOBALFOUNDRIES hub! Explore our vast directory of Deskew PLL IP for GLOBALFOUNDRIES
All offers in Deskew PLL IP for GLOBALFOUNDRIES
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Search (7)
Compare 7 Deskew PLL IP for GLOBALFOUNDRIES from 2 vendors (1 - 7)
Filter:
  • 12nm
  • Aeonic Generate Clock Generation Module [PLL], 8x smaller than fractional analog solutions
    • Process portable
    • Proven (65nm to 3nm)
    • Full SCAN testable
    • Core voltage supply
  • GF L12LP 12nm Deskew PLL - 200MHz-1000MHz
    • Designed to eliminate clock distribution latency in systems and individual chips.
    • Precisely aligns the clock distribution output with a reference clock.
    • Provides a zero-delay feedback divider and zero-skew divided clock outputs.
  • GF L12LP 12nm Deskew PLL - 400MHz-2000MHz
    • Designed to eliminate clock distribution latency in systems and individual chips.
    • Precisely aligns the clock distribution output with a reference clock.
    • Provides a zero-delay feedback divider and zero-skew divided clock outputs.
  • GF L12LP 12nm Deskew PLL - 800MHz-4000MHz
    • Designed to eliminate clock distribution latency in systems and individual chips.
    • Precisely aligns the clock distribution output with a reference clock.
    • Provides a zero-delay feedback divider and zero-skew divided clock outputs.
  • GF L12LLP 12nm Deskew PLL - 125MHz-625MHz
    • Designed to eliminate clock distribution latency in systems and individual chips.
    • Precisely aligns the clock distribution output with a reference clock.
    • Provides a zero-delay feedback divider and zero-skew divided clock outputs.
  • GF L12LLP 12nm Deskew PLL - 250MHz-1250MHz
    • Designed to eliminate clock distribution latency in systems and individual chips.
    • Precisely aligns the clock distribution output with a reference clock.
    • Provides a zero-delay feedback divider and zero-skew divided clock outputs.
  • GF L12LLP 12nm Deskew PLL - 500MHz-2500MHz
    • Designed to eliminate clock distribution latency in systems and individual chips.
    • Precisely aligns the clock distribution output with a reference clock.
    • Provides a zero-delay feedback divider and zero-skew divided clock outputs.
×
Semiconductor IP