Clocking IP for GLOBALFOUNDRIES

Welcome to the ultimate Clocking IP for GLOBALFOUNDRIES hub! Explore our vast directory of Clocking IP for GLOBALFOUNDRIES
All offers in Clocking IP for GLOBALFOUNDRIES
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Compare 526 Clocking IP for GLOBALFOUNDRIES from 19 vendors (1 - 10)
  • Low Power 300-600 MHz programmable PLL
    • The WEAPLL400M22 is a low power integer PLL operating at a single 0.8 V power supply
    • This PLL has a wide programmable frequency range operation operating from 300 MHz up to 600 MHz
    • The VCO outputs are coming into 8 cascaded phases
    • The PLL needs a sourcing current of 2 uA in order to operate
    Block Diagram -- Low Power 300-600 MHz programmable PLL
  • Low Power Wide Range PLL on GLOBALFOUNDRIES 28SLP
    • Electrically Programmable PLL for multiple applications
    • Wide Ranges of Input and Output Frequency for diverse clocking needs
    • Implemented with Analog Bits’ proprietary architecture
    • Fully integrated inside industry standard or other customized IO ring
    Block Diagram -- Low Power Wide Range PLL on GLOBALFOUNDRIES 28SLP
  • High Speed Wide Range PLL on GLOBALFOUNDRIES 65G
    • Electrically Programmable PLL for multiple applications
    • Wide Ranges of Input and Output Frequency for diverse clocking needs
    • Implemented with Analog Bits’ proprietary architecture
    • Fully integrated inside industry standard or other customized IO ring
    Block Diagram -- High Speed Wide Range PLL on GLOBALFOUNDRIES 65G
  • FracN/SSCG PLL on GLOBALFOUNDRIES 12LP+
    • Electrically Programmable PLL with Fractional-N divider and Spread Spectrum Clock Generation
    • Wide Ranges of Input and Output Frequency for diverse clocking needs
    • Ability to generate precise system clocks synchronized to track remote sources
    • Very fine precision: near 1 part per billion resolution
    Block Diagram -- FracN/SSCG PLL on GLOBALFOUNDRIES 12LP+
  • ULP 10MHz Clock-Generator - GLOBALFOUNDRIES 22FDX
    • The All Digital Frequency Locked Loop (ADFLL) architecture is reduced to the minimum amount of hardware necessary to generate a 10 MHz clock
    • High energy efficiency: Only 5 μW are consumed during operation
    • A reference clock divider allows reference clock frequencies from 32 kHz to 1 MHz
    Block Diagram -- ULP 10MHz Clock-Generator - GLOBALFOUNDRIES 22FDX
  • 10 to 40 MHz crystal oscillator
    • Supply voltage 3.3V
    • Output frequency 10-40MHz
    • GF 180nm MCU CMOS technology
    Block Diagram -- 10 to 40 MHz crystal oscillator
  • 100 MHz RC oscillator
    • Global Foundries CMOS 55nm
    • Low current consumption
    • Low temperature dependence
    • High accuracy (after trimming)
    Block Diagram -- 100 MHz RC oscillator
  • 10 MHz RC oscillator
    • Global Foundries CMOS 55nm
    • Low current consumption
    • Low temperature dependence
    • High accuracy (after trimming)
    Block Diagram -- 10 MHz RC oscillator
  • 1.024 MHz RC oscillator
    • Global Foundries CMOS 55nm
    • Low current consumption
    • Low temperature dependence
    • High accuracy (after trimming)
    Block Diagram -- 1.024 MHz RC oscillator
  • Clock/Data Recovery PLL
    • High performance, clock and data recovery PLL
    • Digital CMOS processes
    • Low power dissipation
    • No external components required
    Block Diagram -- Clock/Data Recovery PLL
×
Semiconductor IP