IP Catalog > DSP & Math IP > Arithmetic Mathematic IP > Floating Point Unit (FPU) IP

Floating Point Unit (FPU) IP

Welcome to the ultimate Floating Point Unit (FPU) IP hub! Explore our vast directory of Floating Point Unit (FPU) IP
All offers in Floating Point Unit (FPU) IP
Filter
Filter

Login required.

Sign in

Search (7)
Compare 7 Floating Point Unit (FPU) IP from 5 vendors (1 - 7)
  • Double & Single Precision IEEE-754 complete FPU
    • The A2FD is a fully synthesizable module implemented in Verilog RTL.
    • It is a co-processor unit providing floating-point computation compliant with the ANSI/IEEE Std 754-1985, IEEE Standard for Binary Floating-Point Arithmetic (IEEE Standard).
    • It is designed to provide high performance floating-point computation while minimizing die size and power. Pipelined, single-cycle throughput operation is available for all operations except Divide, Remainder and Square Root operations.
    Block Diagram -- Double & Single Precision IEEE-754 complete FPU
  • Very high performance IEEE-754 modules
    • The A2FM product is a collection of floating-point execution units compliant with the ANSI/IEEE Std 754-1985, IEEE Standard for Binary Floating-Point Arithmetic (IEEE-754 Standard).
    • The units are designed for high frequency, high throughput implementations. Each unit is implemented as a state less pipeline that can easily be integrated into a high-performance processor design.
    Block Diagram -- Very high performance IEEE-754 modules
  • Single Precision IEEE-754 complete FPU
    • The A2F is a fully synthesizable module implemented in Verilog RTL.
    • It is a co-processor unit providing floating-point computation compliant with the ANSI/IEEE Std 754-1985, IEEE Standard for Binary Floating-Point Arithmetic (IEEE Standard).
    • It is designed to provide high performance floating-point computation while minimizing die size and power.
    Block Diagram -- Single Precision IEEE-754 complete FPU
  • Parameterizable pipelined multiplier
    • Synthesizeable, technology-independent IP Core for FPGA/ASIC and SoC
    • Coded with SystemVerilog
    • Wrapped with AXI Stream interface
    • 16-bit Fixed-Point Representation/Operation
    • Suitable for DSP or Machine Learning Applications
    Block Diagram -- Parameterizable pipelined multiplier
  • High performance dual-issue, out-of-order, 7-stage pipeline superscalar core
    • Design Flexibility
    • Portability
    • Ease of programmability
    Block Diagram -- High performance dual-issue, out-of-order, 7-stage pipeline superscalar core
  • Additive White Gaussian Noise Generator
    • High precision AWGN Channel emulator.
    • Programmable Pseudo Random Generator(LFSR).
    • Programmable number of output bits.
    Block Diagram -- Additive White Gaussian Noise Generator
  • Powered by the Focus Algorithm. Transforms audio streams to HD quality audio.
    • SNR Increase
    • Improved Phase Alignment
    • Linear: 1 sample in, 1 sample out
×
Semiconductor IP