PLL (Frequency Synthesizer) IP, Input: 12MHz, Output: 800MHz/1000MHz, 533MHz/666MHz, 400MHz/500MHz, 266MHz/533MHz, UMC 55nm SP process
Overview
Input 12MHz, output 800MHz/1000MHz, 533MHz/666MHz, 400MHz/500MHz, 266MHz/533MHz, frequency synthesizable PLL, UMC 55nm SP/RVT Low-K Logic process.
Technical Specifications
Short description
PLL (Frequency Synthesizer) IP, Input: 12MHz, Output: 800MHz/1000MHz, 533MHz/666MHz, 400MHz/500MHz, 266MHz/533MHz, UMC 55nm SP process
Vendor
Vendor Name
Foundry, Node
UMC 55nm SP
UMC
Pre-Silicon:
55nm
Related IPs
- 24-Bit Accuracy Fractional PLL; Support 8K~192K*256 Clock Output - UMC 55nm
- Single Port SRAM Compiler IP, UMC 65nm SP process
- Input 12MHz, output 900 MHz/1200MHz, 600 MHz/800 MHz, 360 MHz/480MHz, 300 MHz/400MHz, frequency synthesizable PLL; UMC 55nm SP/RVT LowK Logic Process
- Dual WideBand Frequency Synthesizer with Integrated VCO and Loop Filter - GlobalFoundries 55nm
- 24-Bit Accuracy Fractional PLL; Support 8K~192K*256 Clock Output - HLMC 55nm
- 24-Bit Accuracy Fractional PLL; Support 8K~192K*256 Clock Output - SMIC 55nm