Direct memory access controller with AHB interface
Overview
Direct memory access controller with AHB interface.
Key Features
- Speed: 133MHz AHB Clock Rate Support
- Power consumption: 21.3mW power for normal case at 100MHz
- Area: 37K for 0.25um Faraday cell library
- Compliance to the AMBA Specification (Rev 2.0).
- An AHB slave DMA interface for the DMA controller configuration, 2 AHB master interfaces for the data transfer.
- A simple AHB bridge eases to configure the AHB device without needing the full-function AHB bridge.
- Up to 8 configurable DMA channels.
- Up to 8 configurable DMA requests.
- Memory-to-memory, memory-to-peripheral, peripheral-to-memory transfer.
- Group Round Robin arbitration scheme with the 4 priority levels.
- Chain Transfer support.
- Hardware handshake support.
- 8/16/32 data width transaction support.
- Big-endian and little-endian support.
Technical Specifications
Related IPs
- Spacewire Codec with AHB host interface
- Direct Memory Access Controller IP Core
- ISO/IEC 7816-3 digital controller for interface device compliant with ETSI TS 102 221 and EMV 2000 standards
- AXI / AHB / APB - SPI Flash Memory Controller - Octal/Quad/Dual/Single SPI I/O - CPU access to Flash and optional Execute-in-Place (XIP), Boot, DMA
- PCIe Controller for USB4 Hosts and Devices supporting PCIe Tunneling, with optional built-in DMA and configurable AMBA AXI interface
- Direct memory access (DMA) controller